01-FPGA implementation of hardware architecture with AES encryptor using sub-pipelined S-box tech