# Development, Optimization, and Integration of Inline Phase-Change Switches for Reconfigurable RF Systems 

Submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy
in

Electrical and Computer Engineering

Nabil A. El-Hinnawy<br>B.S., Engineering Physics, University of Illinois at Urbana-Champaign<br>M.S., Applied Physics, Johns Hopkins University

Carnegie Mellon University
Pittsburgh, PA

May, 2018

## Acknowledgements

First and foremost, I want to thank my advisors and committee members Prof. Jim Bain and Prof Jeyanandh Paramesh. You both took a risk on me when you didn't have to, and made sacrifices to make me a better student, engineer, and human being. I am forever grateful for your guidance. Although I will no longer be officially enrolled, I assure you I will always be your student.

I am infinitely indebted to Dr. Robert M. Young at Northrop Grumman (committee member). From the very beginning of this project, you were the leader of our group, and I was fortunate to witness your leadership, professionalism, presentation, and most importantly, preparation for as long as I did. Your mentorship has shaped me more than you may realize, and I am eternally thankful for you.

To Dr. Dave Howard at TowerJazz (committee member), thank you for taking a chance on me. It will be my goal while I work for you to make this the best decision you've ever made.

To Prof. Andrzej Strojwas, you showed me what it takes and what it looks like to be at the top of your field. Thank you for taking the time to mentor me and for giving me an example to aspire to.

To (future) Dr. Pavel Borodulin, Dr. Matthew R. King, Brian Wagner and Evan Barnaby Jones, it's hard to put into words how fun, challenging, frustrating, and rewarding it was to work with you. What we accomplished is astounding, and none of it is possible without you. I will always believe that the greatest thing that came from our time working together is the lifelong friendships I have with each you. I will always cherish all of the discussions and late nights we had. We will always be family.

I would also like to express my adoration and love to Kathy Ha, Justin Parke, Brandon Luquette, Dr. Ishan Wathuthanthri, Carlos Padilla, Dr. Colin Furrow, Dr. Kate Malachowski, Chris Ridpath, Dan Heimbach, Dr. Doyle T. Nichols, Mike Lee, Dr. Dave Knuteson, Dave Kahler, Tim Patterson, Patricia Browning, Harlan Cramer, Rick Chubb, Patrick Warner, and everyone at ATL. Working with you all was the best time of my life.

To John S. Mason and Dr. Andris Ezis, thank you both for mentoring me and showing me what a true professional is. You were both instrumental in teaching me during some of the hardest moments of my life, and I will forever be grateful for you as human beings.

To Dr. Troy Olsson, Dr. Nancy Zhou, and Dr. Crystal Gordon, thank you for believing in me at a time when I needed that more than anything. I will always appreciate what you've done for me and my career.

To my CMU friends, Dr. Min Xu, Dr. Abishek Sharma, Dr. Rahul Singh, (future) Dr. Darshil Gala, (future) Dr. Joe Liang, (future) Dr. Mary-Beth Galanko, and (future) Dr. Mats Forssell, thank you for your friendship during my time in Pittsburgh - it will always be a great memory because of you.

I would like to thank Dr. Eric Stewart, without you this degree does not happen this way. You were critical in creating an environment where this type of work could happen, and I appreciate the effort you put in to help me. I would also like to thank Dr. Angel Morrow, your support and friendship throughout this journey will always hold a special place in my heart.

To Dr. Greg Slovin, you are the only person that has known me from NGC to CMU and now at TJ. Your dedication, intelligence, skills, and unique brand of "motivation" is a constant source of inspiration, but pales in comparison to your friendship. I couldn't imagine a better partner in the fab, and I am honored that I get to do this next to you. I would also like to thank

Melody Albarran, (future) N.P.. Your patience and support of both Greg and myself is never forgotten and always appreciated.

To my Maryland family Greg Frengel, Kelly Flynn, Ben Hernandez, Adam Hong, Dr. Danny Lasoff, Sida Ju, Jabari Savage, Karah Saleats, Dr. Philip J. Young, Esq., I love you all more than I have allotted space to tell you. My life has color and love because of you. I can't wait to see you all again to say that thing we say.

To my sister Naela ("Ny"), Nabil Sr. ("Dad"), and Patricia ("Ma" and "Mama El") ElHinnawy, who I am today is only possible because of you. Whatever success I may have in my life will always be dedicated to you. I love and appreciate you more than can be articulated.

To Michaela González Montaner, we've only known each other for a brief period of time, but the support, guidance, and effect you've had on me has been immeasurable. I'm glad I get to choose you every day.

Finally to any students, researchers, or human beings trying to make the world a better place, I want to give you the words of inspiration that kept me driving to ATL every Saturday and Sunday, to Pittsburgh and Baltimore every week for 3 years, and to risk everything:

Why not you?

This work was sponsored in part by Defense Advanced Research Projects Agency (DARPA) Microsystems Technology Office (MTO) under the Radio Frequency Field Programmable Gate Array (RF-FPGA) program. (Contract No. HR0011-12-C-0095).


#### Abstract

The goal of any switch is to enable reconfiguration, flexibility, or adaptability for the network in which it is being implemented. Electrical switches that operate at radio frequencies (RF) are designed to increase system functionality and flexibility, such as routing signals to different locations or changing the frequency response of a circuit. Unfortunately, current state-of-the-art (SOA) RF switches do not have the performance, size, or cost in order to enable the large scale flexibility seen in modern digital system-on-chips (SoCs) and FPGAs. Non-volatile chalcogenides present a unique opportunity to create analog SoCs, as low loss, low power consumption, small size, and low cost integration are all simultaneously achievable in this material system.

This thesis details the first demonstration, performance, and integration of 4-terminal, indirectly heated phase-change switches for reconfigurable RF systems. The first demonstration of device functionality outperformed SOA FET-based RF switches in terms of frequency performance (1.1 THz $F_{c o}$, or $145 \mathrm{fs} R_{o n} * C_{o f f}$ ), and was improved by over an order of magnitude over the course of this research $\left(12.5 \mathrm{THz} F_{c o}\right.$, or $\left.12.7 \mathrm{fs} R_{o n} * C_{o f f}\right)$. The investigations into power handling have resulted in an extracted threshold field of $12.6 \mathrm{~V} / \mu \mathrm{m}$ in $50: 50 \mathrm{GeTe}$, an improvement in OFF-state power handling from 18 dBm to 29 dBm , and a switch with a simultaneous $R_{\text {on }}, C_{\text {off }}, F_{c o}, V_{t h}, P_{\text {RFmax, off }}$, and reliability of $1.2 \Omega, 12.3 \mathrm{fF}, 10.6 \mathrm{THz}, 6 \mathrm{~V}, 28$ dBm , and $>500,000$ cycles, respectively. A correlation between the $\mathrm{DC} V_{t h}$ and the RF power handling was demonstrated, identifying the fundamental mechanism for power handling limitations.


Three different reconfigurable RF system prototypes were fabricated using heterogeneous integration of these phase-change switches with a multifunction SiGe BiCMOS MMIC.

Problems with the RF performance of the system highlighted the need for an improved integration of these phase-change switches. A back-end-of-line (BEOL), CMOS-compatible monolithic integration process was then experimentally demonstrated for the first time, detailing the benefits of future monolithically integrated phase-change switches on a variety of semiconductor technologies.

## Table of Contents

Acknowledgements ..... 2
Abstract ..... 5
Table of Contents ..... 7
1 Introduction ..... 13
1.1 Motivations ..... 13
1.2 Analog/RF Switch Background ..... 15
1.2.1 Frequency Performance of RF Switches ..... 15
1.2.2 Power Handling and Other Specifications of RF Switches ..... 18
1.2.3 Integration, Actuation, and Packaging ..... 21
1.3 Chalcogenide Devices ..... 23
1.3.1 Chalcogenide Basics ..... 23
1.3.2 Chalcogenide Devices ..... 24
1.3.3 Chalcogenide Devices in RF Implementations ..... 27
1.3.4 Thesis Outline ..... 29
2 Methods of Fabrication and Testing ..... 31
2.1 Abstract ..... 31
2.2 Introduction ..... 31
2.3 Fabrication ..... 32
2.3.1 First-Generation Process (Gen1) ..... 32
2.3.2 Second-Generation Devices (Gen2) ..... 36
2.3.3 Third-Generation Devices (Gen3) ..... 37
2.4 Test ..... 39
2.4.1 DC Tests ..... 39
2.4.2 RF Tests ..... 45
2.5 Conclusion ..... 50
3 Demonstration and Performance of 4-Terminal, Indirectly Heated Phase-Change Switch (Inline Phase-Change Switch) ..... 51
3.1 Abstract ..... 51
3.2 Initial Demonstration of 4-terminal, indirectly heated, phase-change switch ..... 52
3.2.1 Introduction ..... 52
3.2.2 Device Structure, Fabrication, and Operation ..... 53
3.2.3 Results ..... 53
3.3 Performance Optimization and Circuit Demonstrations ..... 56
3.3.1 Introduction ..... 56
3.3.2 Coplanar Waveguide SPST Optimizations ..... 57
3.3.3 Microstrip Designs Optimizations and Notes on RF Measurements ..... 59
3.3.4 Gen1 Device Performance Summary and Optimization Path ..... 62
3.4 Single-Pole, Double-Throw (SPDT) Switch Circuit Performance ..... 64
3.5 Conclusion ..... 68
4 Origin and Optimization of RF Power Handling Limitations in Inline Phase-Change Switches ..... 69
4.1 Abstract ..... 69
4.2 Introduction ..... 69
4.3 Initial Observation of Power Handling Limitations ..... 72
4.4 Threshold Voltage Characterization ..... 73
4.4.1 Pulsing and $V_{t h}$ Test Set-Up. ..... 74
4.4.2 Pulse Power and Pulse Width Analysis ..... 74
4.4.3 Layout Analysis ..... 76
4.5 STEM Analysis of Amorphous Region ..... 77
4.6 Material and Device Changes to Improve $V_{t h}$ ..... 79
4.7 Correlating RF Power Handling to $V_{\text {th }}$ ..... 82
4.8 Conclusion ..... 85
5 Heterogeneous and Monolithic Integration of Inline Phase-Change Switches for
Reconfigurable RF Systems ..... 86
5.1 Abstract ..... 86
5.2 Introduction ..... 87
5.3 Simulations of IPCS-based Reconfigurable Systems ..... 88
5.4 IPCS-Based Reconfigurable Transceiver ..... 91
5.4.1 Fabrication and Heterogeneous Integration ..... 91
5.4.2 Limitations of the Packaged Reconfigurable Transceiver ..... 93
5.5 Substrate Agnostic Monolithic Integration of Inline Phase-Change Switches ..... 97
5.5.1 Thermal Design ..... 99
5.5.2 Device Fabrication and Results ..... 102
5.6 Conclusion ..... 104
6 Conclusions and Outlook ..... 105
6.1 Conclusions ..... 105
6.2 Future Research Directions ..... 106
6.2.1 Reliability ..... 106
6.2.2 Superconducting Phase-Change Switches ..... 107
6.2.3 Pulsed $V_{t h}$ experiments and Power Handling vs. Frequency ..... 107
6.2.4 Linearity $\left(\mathrm{IP}_{3}\right)$ vs. Threshold Voltage $\left(V_{t h}\right)$ ..... 107
6.2.5 Empirical FoM and $W_{h, \text { min }}$ derivations ..... 108
7 Thesis Contributions. ..... 109
7.1 A Four-Terminal, Inline, Chalcogenide Phase-Change RF Switch Using an Independent Resistive Heater for Thermal Actuation ..... 109
7.2 A 7.3 THz, Inline, Chalcogenide Phase-Change RF Switch Using an Independent
Resistive Heater for Thermal Actuation ..... 109
7.3 12.5 THz Fco GeTe Inline Phase-Change Switch Technology for Reconfigurable RF and Switching Applications ..... 109
7.4 Low-loss latching microwave switch using thermally pulsed non-volatile chalcogenide phase change materials ..... 110
7.5 Thermal Analysis of a Heat Pulsed Non-Volatile Phase Change Material Microwave Switch ..... 110
7.6 Morphological analysis of GeTe in inline phase change switches ..... 110
7.7 Examination of the Temperature Dependent Electronic Behavior of GeTe for Switching Applications ..... 110
7.8 Substrate Agnostic Monolithic Integration of the Inline Phase-Change Switch
Technology ..... 111
7.9 Origin and Optimization of RF Power Handling Limitations in Inline Phase-Change Switches ..... 111
7.10 Experimental Demonstration of AIN Heat Spreaders for the Monolithic Integration of Inline Phase-Change Switches ..... 112
7.11 Recent Advances in Fabrication and Characterization of GeTe-based Phase-change RF Switches and MMICs ..... 112
7.12 Connecting Post-Pulsing Electrical and Morphological Features in GeTe-based Inline Phase Change Switches ..... 113
7.13 Operation of a Latching, Low-Loss, Wideband Microwave Phase-Change Switch
Below 1 K ..... 113

## 1 Introduction

### 1.1 Motivations

The goal of any switch is to enable reconfiguration, flexibility, or adaptability for the network in which it is being implemented. Simple examples include such common things as light switches and stoplights, where the flow of electricity (or traffic) on a particular wire (or road) is governed by the state of the switch module. The switches allow the network to have access to different states, such as the lights being on or off or cars going in a different direction, which would not be available on a direct, uninterrupted connection. Perhaps the most ubiquitous switch on the planet is the complementary metal-oxide-semiconductor (CMOS) field-effect transistor (FET), which is the basis of all modern digital electronics. Here, the FET acts as a switch and reconfigures the output of a circuit based on the inputs to the switch module (Boolean logic gate in this case). The performance of the CMOS transistor has driven the digital revolution, with better and smaller switches delivering more flexibility and functionality to the overall system, allowing digital system-on-chips (SoCs) to be implemented in almost all modern electronics used today.

The fundamentals of this digital SoC development can also be applied to analog electronics, which are the basis of wireless communication and interfaces to the real world. The switches that operate at these radio frequencies (RF) provide the same benefits as their digital counterparts, namely to increase functionality and flexibility of the overall system. While the ultimate performance of both a digital and analog system is governed by the RC delays of the switch, digital switches have an advantage in the "gain" provided by the next stage in the logic gate. Because the output of a single stage is fed into the input of the next stage in a digital circuit, signal losses associated with the actual switch are reset at the next stage. Therefore, the
main requirements for the digital switch are suitable OFF/ON ratios, drive currents (speed), and leakage currents (power consumption).

In analog and RF systems, switches also contribute parasitic signal losses, and there can be many circuit stages before the signal can be amplified back again to optimal levels (where the number of stages also increases with the number of switches used). There are also many disadvantages to adding amplifier stages to compensate for switching losses, such as increased circuit area (cost), increased power consumption, and decreased linearity. Therefore, the parasitic losses associated with a signal passing through a switch (insertion loss for the ON-state and isolation for the OFF-state) are the main requirements that govern the performance of the switching network and govern the amount of the switches that can be implemented at a given frequency and loss budget. In order to increase the functionality and flexibility of RF systems similar to digital SoC development through Moore's law, RF switches need to have progressively lower loss to allow larger system flexibility in a smaller area. This would allow reconfiguration by switching in different components to change the frequency response of the system (like in a tunable filter), or to route signals to different components for further processing (larger multi-throw switch circuits), or through a variety of other methods (redundancy, component swapping, etc.). The lower the loss of the switch, the more flexibility a designer can add to the system for the same loss penalty, or alternatively reduce the loss of the system for the same level of flexibility. The increased overall system efficiency could even allow certain components to be removed from the system, lowering power consumption and system cost.

In order to increase RF system functionality and flexibility, better and smaller RF switches need to be integrated into the system. While this primarily translates into an RF switch that has very low transmission losses (as mentioned previously), other specifications also
determine its usefulness. Size, power consumption, power handling (breakdown limitations), switching speed, and linearity are other specifications that also significantly determine the application space of an RF switch. Finally, the switch also needs to be easily integrated and actuated with the other RF components in the system, in order to maximize the overall RF system functionality.

### 1.2 Analog/RF Switch Background

### 1.2.1 Frequency Performance of RF Switches

The primary characteristic of any RF switch is the frequency dependent transmission loss associated with each state. Assuming an ideal resistor in the ON -state and an ideal capacitor in the OFF-state, the insertion loss (ON-state transmission loss) and isolation (OFF-state transmission loss) of a series switch in a 2-port network can be shown to have the following dependencies on the ON-resistance $\left(R_{o n}\right)$ and the OFF-capacitance $\left(C_{o f f}\right)$ [1]:

$$
\begin{align*}
& \text { insertion loss }=20 \cdot \log _{10}\left(1+\frac{R_{o n}}{2 \cdot Z_{o}}\right)  \tag{1.1}\\
& \text { isolation }=10 \cdot \log _{10}\left(1+\frac{1}{\left(2 \cdot \omega \cdot C_{o f f} \cdot Z_{o}\right)^{2}}\right) \tag{1.2}
\end{align*}
$$

The typical figure of merit (FoM) used for RF switches is the cut-off frequency $\left(F_{c o}\right)$ [2], which is defined as the frequency at which the OFF-impedance equals the ON-impedance, assuming the switch is an ideal series resistor in the ON-state, and an ideal capacitor in the OFF-state (discussed more in 2.4.2.3):

$$
\begin{equation*}
F_{c o}=\frac{1}{2 \cdot \pi \cdot R_{o n} \cdot C_{o f f}} \tag{1.3}
\end{equation*}
$$

Comparable to the FoM for transistors in amplifiers $\left(F_{t}\right)$, the $F_{c o}$ is used as a guide to evaluate the value of one RF switch versus another. The two main components, $R_{\text {on }}$ and $C_{\text {off }}$, vary for different technologies, and a table of the $F_{c o}$ of state-of-the-art (SoA) switches is given in Figure 1.1.


Typically, the $R_{\text {on }}$ is dominated by the semiconductor physics which govern the underlying material's electronic structure, whereas the $C_{\text {off }}$ is typically dominated by the architecture and layout of the device, and how it is able to address parasitic capacitances [2].

To date, there is not an RF (>1 GHz) switch which exists in current manufactured technology that has low enough loss to enable the analog system flexibility typically seen in digital systems. The CMOS FET (45nm node) has significant advantages in terms of integration and manufacturing capability, but the $R_{o n}$ is typically high due to the limitations of the Si material resistivity, and the $C_{\text {off }}$ is also high due to the non RF-optimized overlapping gate structure that it is forced to use due to being an inversion-based FET fabricated in dedicated digital Si processes [3]. Improvements to the RF performance in CMOS have been demonstrated with processes more optimized for RF performance, such as the 180 nm SOI process [9], [10]. In this process, the normally low resistivity substrate is exchanged for a high resistivity substrate with a buried oxide layer, which significantly improves the isolation and insertion loss of the switch. The SOI process also shows promise to improve the $F_{c o}$ as they are scaled to more advanced manufacturing nodes [4]. While this makes the SOI CMOS the RF switch technology of choice for most wireless and handset products, the still-inadequate insertion loss and isolation limit the number of switches that can be placed in a system. Moreover these switches show little
promise to be able to provide adequate performance at the frequencies that will be used in future 5G communication systems.

Fundamental improvements to RF switches are possible by using materials with lower channel electrical resistivities $(\rho)$, such as GaAs or GaN switches, which can have an $F_{c o}$ as high as 2.1 THz [2], [5]. These pseudomorphic high electron mobility transistors (pHEMTs) use heterostructures to decrease the $R_{o n}$, and high resistivity substrates with optimized gate configurations to decrease the $C_{\text {off. }}$ GaAs and GaN switches also have faster switching speeds and higher breakdown voltages when compared to CMOS and SOI CMOS due to the heterostructures and higher semiconductor bandgap. The major drawback comes from the fact that they are manufactured in their own dedicated process, which requires heterogeneous integration with CMOS in order to complete the RF system (discussed more in Section 1.2.3). This integration is expensive and lossy, and negates the benefit from using the lower loss switches.

AlGaAs diodes [6], RF MEMS [7] and $\mathrm{VO}_{2}$ switches [11] offer an improved FoM, but have less desirable secondary qualities (poor integration, high rail voltage, poor reliability, large size, poor hot switching, poor power handling) that make them unsuitable for massive system reconfiguration (discussed more in section 1.2.2). Figure 1.2 shows the ON-state transmission and OFF-state transmission of different switch technologies in a single-pole, double-throw


Figure 1.2 ON-state transmission (left) and OFF-state transmission (right) vs. frequency of different RF switch technologies in series-shunt, single-pole, double throw configuration
circuit with a series-shunt configuration [12], [13]. The insertion loss and isolation tracks well with the $F_{\mathrm{co}}$, with the highest $F_{\mathrm{co}}$ switch technologies having the lowest insertion loss and best isolation as a function of frequency. Further analysis on the different SPDTs is given in Section

## 3.4.

### 1.2.2 Power Handling and Other Specifications of RF Switches

In addition to the frequency performance of the switch, there are secondary switch properties that important in determining the usefulness of an RF switch [14], [15]. These secondary switch properties, such as power handling, switching speed, power consumption, linearity, actuation voltage, size, and reliability often dictate the technology choice for certain topologies and applications. For example, military systems such as radar and electronic warfare systems typically need RF switches that can withstand very high power levels, which leads to a greater number of GaAs and GaN switches being used in those systems when compared to lower power analog systems such as cell phones. One of the most important secondary properties in this category is power handling, followed closely by switching speed, power consumption, actuation voltage, and linearity.

For any switch, the power handling must be evaluated independently for both states, as the failure mechanism can be quite different depending on the technology and the state of the
switch. In FET technologies, the ON-state power handling $\left(P_{R F, m a x}, O N\right)$ is determined by the current carrying capacity of the semiconductor channel material, whereas OFF-state power handling $\left(P_{R F, \text { max, } O F F}\right)$ is determined by the electric-field induced voltage breakdown of the device [14], [16]. This can lead to different circuit implementations in order to meet the required system breakdown requirements. For example, systems that implement a FET technology with a lower OFF-state breakdown than the system specifications, system performance is achieved by "stacking" the FETs in series (adding multiple FETs in series to increase the OFF-state breakdown across the sum) [15]. This comes at the expense of the ON-resistance (and insertion loss) as there is now more resistance in the signal path. If a designer decided to make each FET wider in order to lower the resistance of each FET, it would correspondingly increase the OFFcapacitance associated with each FET. The same scenario for the ON-state results in a similar conclusion, where the use of a wider FET in order to decrease the current density will increase the OFF-capacitance. This exposes a fundamental trade-off between power handling and $F_{c o}$, which is a common trade-off for RF switches.

Figure 1.3 shows a comparison of different RF switch technologies power handling capabilities for a given size of switch. For FET technologies, the breakdown voltage is a function of the device layout and the semiconductor breakdown field, which is a function of the band gap [17]. A larger electric field is needed to create carriers from impact ionization in semiconductors with a large band gap, which is why GaN FETs have a larger breakdown voltage than GaAs FETs, and GaAs FETs have a larger breakdown than CMOS FETs (for the same device layout). Looking strictly within CMOS FETs, the power handling (and breakdown voltage) typically decreases with the node, as the source and drain connections are now closer
together, requiring smaller voltages to reach the same critical breakdown field [15]. Increasing source/drain spacing results in an increased ON-resistance, which why the Baliga FOM (which

| Technology | Single Finger/Device FET $V_{b r}$ | Reference |
| :---: | :---: | :---: |
| 45nm CMOS | 1.15 V | $[18]$ |
| 130 nm SOI CMOS | 4.7 V | $[4]$ |
| GaAs pHEMT | 12 V | $[5]$ |
| GaN SLCFET | 40 V | $[19]$ |
| AlGaAs Diode | 25 V | $[20]$ |
| RF MEMS | $1-30 \mathrm{~V}$ | $[21]$ |
| $\mathrm{VO}_{2}$ | $<2 \mathrm{~V}$ | $[11]$ |
| Figer |  |  |

Figure 1.3 Table showing the different power handling capabilities for different RF switch technologies uses the ON-state conductivity and electric breakdown field product) is commonly used to evaluate semiconductors for RF applications [17].

The non-FET based RF switches (diodes, RF MEMS, $\mathrm{VO}_{2}$ ) also have voltage and power handling requirements with different trade-offs. For example, the stand-off voltage/power handling in RF MEMS is a trade-off with the actuation voltage [21]. Larger power handling capabilities require larger pull-down voltages, which are less desirable to produce and handle in the circuit. $\mathrm{VO}_{2}$ based switches have similar breakdown mechanisms to a FET, where a large enough voltage will cause the channel to become conductive. The mechanism for this is quite different from FETs though, where the large voltage causes a leakage current which produces the heat required for phase transformation [22].

In order to have a high-performance RF switch, a low ON-state resistivity is needed for both low insertion loss and high ON-state power handling (lower current density), with a simultaneous high breakdown field for the OFF-state power handling, regardless of the switch technology used. Other device performance characteristics such as linearity and switching speed (not discussed in this thesis) can play a role in determining the usefulness of a new switch technology. But system-level characteristics such as integration, actuation, and packaging are
often the deciding factor when determining the usefulness and application space of a new switch technology and are discussed in the next section.

### 1.2.3 Integration, Actuation, and Packaging

Based on Figure 1.1 and Figure 1.3, GaN HEMTs look quite superior to all other FET technologies for RF switches in terms of their $F_{\mathrm{co}}$ vs. $P_{\mathrm{RF}, \text { max }}$ trade-off. But SOI CMOS FETs are by far the most common type of RF switch in RF systems. The discrepancy between ultimate performance and use can be explained by the integration and packaging of the different RF switch technologies. GaN HEMT switches must be fabricated in their own dedicated process, which then requires heterogeneous integration through either wire-bonding, flip chipping, or micro-bumping in order to be integrated into the RF system [23]. All 3 methods come at cost of performance and increased cost, due to the labor and additional processing required.

In addition, GaN HEMTs require larger, non-standard actuation voltages and are expensive to fabricate [2], [24], meaning the cost per switch and cost for integration is significantly higher than CMOS technologies. SOI CMOS switches, on the other hand, are fabricated using cheaper/fabrication-friendly materials, higher metallization complexity, and digital control logic which greatly reduces the cost per switch and integration [9]. While no standard or published FOM exists for evaluating the $F_{c o}$ per unit cost of fabrication and integration, an easily understood guideline is that RF switches utilizing a CMOS-like process and integration are cheaper than RF switches that must be fabricated in their own dedicated processes and heterogeneously integrated into an RF system.

A final and often overlooked consideration of RF switches is the method of actuation. One of the main advantages of FET-based RF switches is that they are voltage-controlled, meaning only a change in gate voltage is required to change the state of the switch. This is
advantageous when compared to PIN diodes, which require significant current during operation and are viewed as a current-controlled device. The current-actuation requires special control circuitry and results in significant power consumption per switch, limiting the total number of switches that could be used for a given power budget. In addition, because the diode is a twoterminal device, the current used to control the diode must travel on the same path as the RF signal. This further complicates implementation when compared to a FET, where the gate is located on a separate terminal and significantly reduces the implementation complexity from a design standpoint.

FETs also have an advantage over MEMS devices, which are also voltage-controlled switches, due to the significantly lower actuation voltage. Depletion-mode GaAs pHEMTs and GaN HFETs typically have pinch off voltages between -0.5 V and -2.5 V [5], enhancementmode CMOS SOI switches are typically gate biased between 2-3 V to turn on [9], but MEMS devices require large rail voltages (between 35 V [25] and 60 V [7] for high-performance devices) in order to switch or hold the state of the switch. These large voltages are difficult to supply for certain systems that are highly digital or power constrained (such as cell phones), and increase power and design overhead by requiring charge pumps to create the voltages from 1.8 or 3.3 V rails [25]. These type of voltage supply constraints are also disadvantageous to certain FETs such as GaN SLCFETs (which require a larger negative voltage to turn off, typically between -8 V to $-14 \mathrm{~V}[2]$ ) because they require special (meaning non-CMOS) supply voltages that increase the complexity of system integration.

In order to be viewed as a viable RF switch technology when compared to these incumbent technologies, there are 3 requirements that need to be satisfied: (1) the frequency performance, (2) the secondary device characteristics such as power handling, power
consumption, and linearity, and (3) integration, actuation, and packaging considerations. The ability of a new switch technology to succeed in these three areas will determine how large of an impact it can have for new RF systems with demanding requirements on flexibility and tunability. In this context, an ideal RF switch has the following properties: zero $R_{\text {on }}$, zero $C_{\text {off }}$, infinite current and voltage handling capabilities, zero power consumption in any state or to switch states, instantaneous switching speed, easily integrated with any technology, and actuated using standard protocols. This framework is useful in discussing new switch technologies and how they relate back to the goals of the system.

### 1.3 Chalcogenide Devices

### 1.3.1 Chalcogenide Basics

Chalcogenide phase-change materials (PCMs) have been researched for use as novel switches since their discovery in the 1960's [26]. Chalcogenides have drastically different optical and electrical properties depending on the state of the crystalline phase, which allows them to be used as both an optical and electrical switch [27]. The amorphous state behaves very similar to a semiconductor or dielectric, with a very low optical reflectivity and a very high electrical resistivity. Amorphous GeTe in particular is a $p$-type semiconductor, with a band gap $\left(E_{g}\right)$ of 0.8 eV [28]. The crystalline state, on the other hand, is a degenerate p-type semiconductor, behaving very similar to a metal with high optical reflectivity and low electrical resistivity [27], [29]. The low electrical resistivity of crystalline GeTe is due to the narrow band gap ( $\sim 0.1-0.2 \mathrm{eV}$ ) with Fermi level $\sim 0.3-0.5 \mathrm{eV}$ inside the valence band [28]. One of the most important chalcogenides properties is the inherent non-volatility of the material, meaning chalcogenides retain their crystalline state until perturbed by an external energy source. This
means that unlike a semiconductor switch, no power is consumed to hold the chalcogenide switch in a certain state. Energy is only required to switch between states.

When starting in the crystalline or ON -state, thermal energy is required in order to heat the material past its melting point, which then needs to be dissipated rapidly (going from $\sim 700^{\circ} \mathrm{C}$ to $\sim 150^{\circ} \mathrm{C}$ in less than $1 \mu \mathrm{~s}$ [30]) in order to quench the material in the highly resistive amorphous state (OFF-state) [31]. In order to return to the low resistivity ON-state, another (lower energy) thermal energy pulse is required to give the atoms enough energy to realign into the crystalline state [31]. Transitioning between the two states is then accomplished by applying the correct pulse, either the crystallizing (or SET) pulse to turn the device ON, or the amorphizing (or RESET) pulse to turn the device OFF, as depicted in Figure 1.4.


Figure 1.4 Diagram showing temperature profiles of thermal pulses used to transition between phases in chalcogenides.

### 1.3.2 Chalcogenide Devices

There are several types of devices that exploit the phase-dependent properties of chalcogenides, and can be grouped into two categories: volatile and non-volatile. An example of a volatile chalcogenide device is their application as a memory selector for cross-point memory architectures [32]. In these ovonic threshold switches (OTS), the chalcogenide remains in the high-resistivity state until a large enough voltage is applied, exceeding the threshold voltage of the material, at which point the chalcogenide converts to the low-resistivity state. It will remain
in the low-resistivity state as long as minimum holding voltage (or current) is present, below which the material will return to the high-resistivity state. The required minimum holding voltage makes this device volatile, acting similar to a diode. While not particularly useful as an RF switch, this type of device is critical to advanced memory architectures for future digital systems.

Historically, the non-volatile devices have dominated chalcogenide uses and applications. The first widespread use was in optical memory systems, where chalcogenides were used as the material on CD-RWs and DVD-RWs. Here, laser pulses were used to provide the thermal energy for melt/quenching and recrystallization, and the reflectivity difference between the amorphous and crystalline states was used to store bits of data as 1's or 0's. Newer digital memory applications also use chalcogenides as non-volatile memory, but use the phasedependent electrical resistivity to store data bits [31]. In these applications, electrical contacts are formed on each side of the chalcogenide material, and an electrical current pulse is sent through the device to provide the heat necessary to switch between states. While similar to optical memory and basic chalcogenide phase transformations, there is a subtle (but important) distinction in their operation. In order to amorphize the material and obtain the OFF-state (RESET), enough heat needs to be created from the electrical current to melt the material and dissipated quickly enough to quench in the amorphous state, as in regular chalcogenide physics. But the process of recrystallizing the material into the ON-state (SET) is two-step process that is different from the optical memory operation. An appropriately large voltage pulse is applied across the device, and when the threshold voltage of the device is exceeded, the chalcogenide quickly reorients into the low-resistivity state. This low-resistivity state is not permanent, and the threshold voltage is determined by the compositionally-dependent threshold field and
fabricated thickness of chalcogenide, similar to the conduction and operation of OTS devices. If the voltage remains applied across the device once the chalcogenide is in the low-resistivity state, a significant increase in current flows through the device due to the lower material resistivity. The heat generated from this current raises the temperature of the material above the recrystallization temperature, which (unlike OTS devices) then thermally recrystallizes the material and locks in the ON-state. At the conclusion/termination of the pulse, the material remains in the low-resistivity crystalline state, without additional energy being applied.

The underlying physics of conduction between the two different low-resistivity states has been the focus of intense research due to their interest for digital memory applications. The classic non-volatile crystalline conduction is the most understood, and is attributed to the electronic band structure giving rise to high concentration of p-type carriers. The threshold-field induced volatile conduction is less understood, with two main theories currently being researched as the fundamental mechanism. The first is a theory proposed by D. Ielmini, which accounts for the threshold switching as thermally-assisted tunneling phenomena between localized states in the amorphous material [33], [34]. The threshold switching is explained as a "field-induced energy increase in electrons in their hopping transport, moderated by the energy relaxation due to phonon-electron interaction. The energy increase leads to an enhancement of conductivity and a collapse of the electric field within the amorphous chalcogenide layer, accounting for the observed negative differential resistance at switching [34]." The second theory is proposed by V.G. Karpov et al., where the threshold switching is based on a fieldinduced crystal nucleation model [35]. The threshold switching is explained by "the nucleation of a needle-shaped crystal embryo. Similar to a lightning rod, it concentrates the electric field, which facilitates nucleation of additional particles at its end, etc. This instability leads to a low-
resistive crystalline filament across the structure [35]." While it is not clear which theory is correct, and both theories have strong experimental data to support their claims, understanding the underlying physics of this soft electronic breakdown are critically important to understanding and engineering the OFF-state breakdown in RF chalcogenide devices, discussed more in the next section and in Chapter 4.

### 1.3.3 Chalcogenide Devices in RF Implementations

There are three main implementations of chalcogenide switches used in RF applications. The first is a via-style phase-change RF switch (2T-DH in Figure 1.5), which has an identical device design to the digital memory phase-change switch [36]. In this design, the chalcogenide is sandwiched between two electrodes in a CMOS-like process, and is actuated by joule heating from current flowing directly through the chalcogenide [37]. These types of switches have been used to create on-chip reconfigurable inductors [37], and reconfigurable voltage-controlled oscillators (VCO) [38], where the chalcogenide switch is used to connect different capacitors and inductors in a circuit. The advantages of this design are the low voltage actuation ( $\sim 5 \mathrm{~V}$ [36]) and CMOS-integration simplicity. The major disadvantages are the limited RF performance due to incomplete recrystallization resulting in higher ON-resistances [36], the inability to parallelize switches to lower the resistance [39],[40], and the co-location of the actuation control signal and the RF signal (similar to the disadvantage of the diodes in RF switch implementations).

The second type of chalcogenide switch is a 4-terminal, directly-heated phase-change switch (4T-DH in Figure 1.5). This design is similar to a via-style phase-change switch in that a piece of chalcogenide material is sandwiched between two electrodes and joule heating with current flowing directly through the PCM is used to initiate the phase transformations, but additional electrical contacts are now placed on the side of the PCM. These additional contacts
are used as the RF signal contacts [41]. The advantages of this design over the via-style phasechange switch are the segregation of actuation and RF signal paths, and the simplicity of creating lower ON-resistance (i.e. insertion loss) devices through simple layout modifications (device width increase). The disadvantages of this design are the increase in switching power (due to more material being melt/quenched), increased fabrication complexity compared to via-style PCM switches, and significant parasitic RF signal losses due to the directly connected actuation terminals between the RF electrodes. The design fixes implemented to limit these losses (higher resistance microheaters and RF chokes at the microheater terminals) significantly increase the actuation voltage and design complexity. This device design has been used to create RF switches and tunable filters [42].

The third type of device is a 4-terminal, indirectly heated phase-change switch, also called an inline phase-change switch (IPCS) (4T-IH in Figure 1.5). This design is very similar to a bottom-gated FET, where ohmic contacts are made to a channel material (the PCM), with a dielectrically-isolated but thermally-coupled microheater sitting below the chalcogenide channel (Figure 1.6). In this design, the PCM material is heated indirectly, meaning no electrical current flows through the PCM in order to change the material phase. Rather, electrical current flows through the proximal microheater, and the heat from the microheater is thermally conducted up to the PCM and used for the amorphization and recrystallization process. The advantages of this design are the decoupled actuation and RF signal paths, the simplicity of creating low $R_{\text {on }}$ devices, and the significantly reduced $C_{\text {off }}$ due to the dielectrically-isolated microheater. The disadvantages of this design are the restrictions placed on the materials and thicknesses to ensure proper quenching/actuation, the increased energy required to melt the PCM, and the increased stress (both thermal and electrical) placed on the microheater. While being the most difficult to
design, fabricate, and operate correctly due to the thermal quench requirements and demand placed on the microheater, this design offers the largest advantage in terms of RF performance and integration (Figure 1.5). This device design has been used to create multiple types of circuits (SPDT [13], SP4T, SP8T [43], tunable filters, phase shifters, millikelvin temperature circuits, reconfigurable low-noise amplifiers (LNAs) [44], [45]) and reconfigurable transceivers [43].

| Device <br> Type | $R_{o n}$ <br> Scaling | RF <br> performance | Actuation | Power to <br> Actuate | Fab <br> Complexity | BE <br> Integration |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2T, DH | Difficult | Poor | Difficult | Low | Simple | Simple |
| 4T, DH | Simple | Medium | Simple | Medium | Medium | Medium |
| 4T, IH | Simple | Good | Simple | High | Medium | Medium |

Figure 1.5 Table comparing the different properties of the three different RF implementations of phasechange switches


Figure 1.6 Schematic (a) cross section and (b) plan-view cartoon of the 4-terminal, indirectly heated, phase-change switch (or inline phase-change switch)

### 1.3.4 Thesis Outline

This thesis is focused on the development, improvement, and optimization of 4-terminal, indirectly heated phase-change switches towards becoming a viable switch technology (compared to all types of RF switches) for analog SoC and reconfigurable RF applications. Chapter 2 gives an overview of the fabrication process flow for the devices reported on in this thesis, as well as a summary of the DC and RF tests and how they are performed. Chapter 3
discusses the development, demonstration, and optimization of IPCS devices for improved frequency performance ( $R_{o n}, C_{o f f}, F_{c o}$ ). It will focus on the fabrication and initial demonstration of the first-generation devices, as well as the performance optimizations and improvements, and concluding with RF SPDT circuit demonstrations. Chapter 4 discusses the power handing limitations of the first generation process, detail significant improvements made in the second and third-generation processes, and correlate these improvements to improved power handling capabilities. It will focus on the fundamental mechanisms that determine device $V_{t h}$, extraction of threshold field for 50:50 GeTe along with direct observation of the amorphous region in devices, device improvements in the second and third-generation processes, and a correlation between OFF-state power handling and threshold voltage for all 3 process generations. Chapter 5 discusses the heterogeneous integration required to create reconfigurable systems, and the benefits of using a monolithic integration scheme for IPCS devices. It will focus on the limitations of heterogeneous integration, and the demonstration of functional IPCS devices using a CMOS compatible monolithic integration fabrication process. Chapter 6 will summarize the work of this thesis and describe future directions of development and research in order to create unique and reconfigurable RF systems.

## 2 Methods of Fabrication and Testing


#### Abstract

2.1 Abstract

In this chapter, the methods of fabrication and testing are discussed to provide context for the results in Chapters 3-5. First, the fabrication of the three different process generations is discussed, with specific detail given to the different microheater formations. Next, the DC testing is reviewed, with circuit diagrams to provide an understanding of the placement of the device under test (DUT) where appropriate. The importance of each test is discussed and example data taken from real devices is given. Finally, the RF test is reviewed with test schematics, circuit diagrams, and small signal models to provide to details on the RF extraction of device parameters and the methods for evaluating RF performance. The test equipment used and calibration is listed for the tests as well.


### 2.2 Introduction

The most important aspect in developing any new technology is building a device that can be measured. Proper design, fabrication, and testing of process control monitors is needed in order to ensure that each layer or level in the device is being accurately fabricated according to the integration design. Different process flows (or integrations) can have distinctly different performance advantages and disadvantages, and need to be evaluated electrically. The fabrication section of this chapter will discuss the fabrication process flow, with details on the individual layers and how they were formed for each unique process flow. The advantages and disadvantages of each process are discussed more thoroughly in Chapters 3 and 4.

Having clearly defined DC and RF metrics are then essential to evaluating the different integrations and device performance. Ultimately, the performance needs to be measured and demonstrated at RF frequencies (as this is the application of this type of switch), and so the RF
metrics used are much more standard among different switch technologies. But the measured DC results can give insights into the RF performance as well as the secondary qualities discussed in Section 1.2.2 and 1.2.3, and are often quite different and specific to the technology being used. The DC test section of this chapter will discuss the different unique tests used to characterize the phase-change switches reported in this thesis, as well as how they can be related to RF metrics. The RF test section of this chapter will discuss the small signal and power handling tests, how they are performed, and the unique aspects of testing and extracting data of the phase-change switches at RF frequencies.

### 2.3 Fabrication

Three different process generations are reported on in this thesis. The characteristics and results of each process generation are discussed in Chapters 3 and 4, as well as the motivations for developing each process generation.

### 2.3.1 First-Generation Process (Gen1)

A schematic cross-section of the Gen1 fabrication process flow is depicted in Figure 2.1. Fabrication begins with a dielectric material (substrate insulator) being CVD or thermally grown on the surface of the substrate. Both Si and SiC substrates are used, with $30-\mathrm{nm} \mathrm{SiO}_{2}$ as the substrate insulator. Next, a 120 nm NiCrSi thin-film resistor (TFR) is patterned through lift-off techniques. A 30-60 nm plasma-enhanced CVD (PECVD) $\mathrm{Si}_{3} \mathrm{~N}_{4}$ dielectric barrier material is then deposited, depending on the integration specification. Contact openings in the dielectric barrier are then dry etched in a $\mathrm{CHF}_{3} / \mathrm{O}_{2}$ plasma RIE, followed by a liftoff of a sputtered amorphous $\operatorname{GeTe}$ ( $75-120 \mathrm{~nm}$ in thickness, again depending on the integration specification), which was then crystallized. The GeTe deposition was optimized using the process detailed in [46] in a Kurt J. Lesker sputter deposition system. $1 \mu \mathrm{~m} \mathrm{Ti} / \mathrm{Au}$ contact and interconnect
metallization is then patterned via liftoff, followed by an additional 160 nm PECVD $\mathrm{Si}_{3} \mathrm{~N}_{4}$ dielectric passivation with dry etched openings for electrical probing of the device.

An extension of the Gen 1 process is the addition of a $2^{\text {nd }}$ interconnect metal, thrusubstrate vias (TSVs), and backside metallization, depicted in Figure 2.2 (e-Gen1). The $4 \mu \mathrm{~m}$ thick $2^{\text {nd }}$ interconnect metallization is formed with plated Au to decrease line resistance and allow the formation of air bridges. The wafer is then thinned to $100 \mu \mathrm{~m}$, and TSVs are dryetched using an $\mathrm{SF}_{6}$ inductively-coupled plasma process, before a $3 \mu \mathrm{~m}$ backside ground plane is Au-plated, establishing ground vias to the front side of the wafer. The plated interconnect metallization and backside processing represent a traditional III-V process flow, and demonstrate the ability of the IPCS devices to be integrated with either a CMOS or III-V process flow. The benefits of using the extended Gen1 process are detailed in Section 3.3.3. The RF performance of both processes are given in Sections 3.2.3, 3.3.2 and 3.3.3.


Figure 2.1 Schematic cross section of the Gen1 fabrication process flow for the 4-terminal, indirectly heated, phase-change switch (or inline phase-change switch)


### 2.3.2 Second-Generation Devices (Gen2)

A schematic cross-section of the Gen2 fabrication process flow is depicted in Figure 2.3. Fabrication begins with a substrate insulator being CVD or thermally grown on the surface of the substrate. Both Si and SiC substrates are used, with a $60 \mathrm{~nm} \mathrm{SiO}_{2}$ as the substrate insulator. Next, a 50 nm W thin-film microheater is patterned through a blanket deposition followed by a $\mathrm{CHF}_{3} / \mathrm{O}_{2}$ RIE plasma etch. A 60 nm PECVD $\mathrm{Si}_{3} \mathrm{~N}_{4}$ (or SiN) dielectric barrier material is then deposited. Contact openings in the dielectric barrier are then dry etched in a $\mathrm{CHF}_{3} / \mathrm{O}_{2}$ plasma RIE, followed by a liftoff of a 110 nm sputtered amorphous GeTe , which was then crystallized. The GeTe deposition was done in a Perkin-Elmer sputter deposition system and optimized using the process detailed in [46]. $0.25 \mu \mathrm{~m} \mathrm{Ti} / \mathrm{Au}$ contact and interconnect metallization is then patterned via liftoff, followed by an additional 160 nm PECVD SiN dielectric passivation with dry-etched openings. A $2 \mu \mathrm{~m}$ thick evaporated $\mathrm{Ti} / \mathrm{Au} 2^{\text {nd }}$ interconnect metallization is then patterned via liftoff before a $4 \mu$ m thick $3^{\text {rd }}$ interconnect metallization is formed with plated Au to decrease line resistance and allow the formation of air bridges.

The process is similar to the Gen1 process with the exception of a W microheater, and the addition of the $2^{\text {nd }}$ metal interconnect without any backside thinning or processing. A comparison table between all process generations is given at the end of Section 2.3.3. The reasoning behind developing the Gen2 process as well as the RF performance of the process is given in Sections 4.5 and 4.6.


### 2.3.3 Third-Generation Devices (Gen3)

A schematic cross-section of the Gen3 fabrication process flow is depicted in Figure 2.4.
Fabrication begins by thermally oxidizing a 6 " high-resistivity Si wafer ( $>10 \mathrm{k} \Omega \cdot \mathrm{cm}$ ) with 250 nm of $\mathrm{SiO}_{2}$. An opening is then RIE-etched in the $\mathrm{SiO}_{2}$ which lands on the Si substrate. A 30 nm $\mathrm{SiO}_{2}$ layer is then thermally grown again, which serves as the substrate insulator. A $\mathrm{Ti} / \mathrm{TiN} / \mathrm{W}$ metal layer is then deposited using sputter deposition for the Ti/TiN layer and CVD for the W
layer. The metal layer is then polished down to the underlying oxide layer using an Applied Materials Mirra CMP system, resulting in a planar surface with a patterned Ti/TiN/W microheater. The rest of the process is then identical to the Gen 2 process, starting with the dielectric SiN deposition and ending with the $2^{\text {nd }}$ interconnect metal formation.

The Gen3 process is a modification of the Gen2 process where the non-planar, etched-W microheater formation of the Gen 2 process is replaced with a planar W-microheater formed using standard CMOS fabrication techniques. The reasoning behind developing the Gen2 process as well as the RF performance of the process is given in Sections 4.5, 4.6, and 4.7. A summary table of all process generations is given in Figure 2.5.


| Process | Substrate | Microheater | Dielectric Barrier | GeTe | 1st IC metal | $\begin{gathered} \text { 2nd IC } \\ \text { metal } \end{gathered}$ |  <br> Backside metal |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Gen1 | 4" SiC or Si | Lift-Off NiCrSi | $30-60 \mathrm{~nm}$ | $75-120 \mathrm{~nm}$ | $1.0 \mu \mathrm{mT} / \mathrm{Au}$ | N/A | N/A |
| e-Gen1 | $4{ }^{\text {S }} \mathrm{SiC}$ or Si | Lift-Off NiCrSi | 60 nm | $75-120 \mathrm{~nm}$ | $1.0 \mu \mathrm{mT} / \mathrm{Au}$ | $4 \mu \mathrm{mau}$ | $3 \mu \mathrm{mau}$ |
| Gen2 | 4 SiC or Si | etched-W | 60 nm | 110 nm | $0.25 \mu \mathrm{mT} / \mathrm{Au}$ | $4 \mu \mathrm{mau}$ | N/A |
| Gen3 | 6 Si | CMP W | 60 nm | 110 nm | $0.25 \mu \mathrm{mT} / \mathrm{Au}$ | $4 \mu \mathrm{mau}$ | N/A |
| Figure 2.5 Table comparing all process generations |  |  |  |  |  |  |  |

### 2.4 Test

A variety of DC and RF tests are used to characterize the fabricated device and process flow. A description of each test, how they are performed, and what they are used for is included in each section.

### 2.4.1 DC Tests

### 2.4.1.1 Equipment

- Electroglas EG2001 Wafer Prober
- (2) Cascade ACP40 125 or 150GS probes
- (2) Keithley 237 Source Measurement Units (SMUs)
- Teledyne CCR-33S30 SPDT
- HP 8114A Pulse Generator (PG)
- HP DC power supply


### 2.4.1.2 Calibration

In addition to the equipment being calibrated and maintained by the test and calibration group at Northrop Grumman Mission Systems, on wafer calibration is done for 2-point measurements by landing the probes on a thru structure on wafer. This thru structure is simply a
single, continuous piece of metal in the either the $1^{\text {st }}$ or $2^{\text {nd }}$ interconnect metal. This measured resistance is then subtracted from all DC measurements using that probe during that test period.

### 2.4.1.3 Measuring Device Resistances and Pulsing of the Microheater



Figure 2.6 a) example of a fabricated 1-port IPCS device b) DC electrical model of the switchable GeTe channel c) model of the 1P device that includes the heater d) diagram of the test set up used to pulse and measure the device e) circuit diagram of the heater pulsing circuit

An example of a fabricated 1-port (1P) IPCS device is shown in Figure 2.6(a). The GeTe in the device (i.e. the switchable "channel") is modeled as a low-value resistor in the ON-state, and a high-value resistor in parallel with an ideal capacitor in the OFF-state, as depicted in Figure 2.6(b). The 4-terminal device is depicted in Figure 2.6(c), where microheater resides between terminals $H 1$ and $H 2$, and the GeTe is represented as the switch between terminals $T 1$ and $T 2$. A diagram of the test set-up for both of the above-mentioned studies is given in Figure 2.6(d). The resistance of the switch ( $R_{\text {on }}$ or $R_{\text {off }}$ ) and the heater $\left(R_{h}\right)$ are measured by applying 0.05 V across the GeTe terminals ( Tl and T 2 ), and 0.1 V across the microheater terminals ( H 1
and $H 2$ ), and then measuring the current using a source measurement unit (Keithley 237). The measured DC $R_{\text {on }}$ is an example of a DC measurement that can be translated to give insight into an RF metric (insertion loss in this case). The DC measurement excludes the effect of shunt capacitances, but can give a preview or estimation of the RF insertion loss in a quicker, less complicated measurement than a full RF test. It is helpful as a screen to know which devices to focus on for the RF test in order to save time.

Once the state of the device is known, the microheater is connected to an HP 8114A pulse generator, and the $R_{h}$ is communicated to the pulse generator, as in Figure 2.6(e). The HP 8114A will then adjust its source voltage in order to accurately deliver the requested voltage pulse from the $50 \Omega$ source impedance to the nominally unmatched (non-50 $\Omega$ ) microheater. After the pulse is sent, the microheater is reconnected to the SMU and the resistance of the switch and microheater are re-measured. The applied pulse power $\left(P_{\text {app }}\right)$ is defined as the calculated power based off the initial $R_{h}$ and initial voltage of the pulse applied across the microheater $\left(V_{h}\right): P_{\text {app }}=V_{h}^{2} / R_{h}$. Of course, the actual applied voltage, microheater resistance, and instantaneous microheater power will all vary during the pulse depending on the temperature coefficient of resistance (TCR) of the microheater material used [47]. The $R_{\text {off }}$ is measured 1 s after a desired OFF-pulse is sent. This is important as the OFF-state resistance drifts, as observed and analyzed in [48], [49].

The pulsing could easily be achieved with a pulse generator that does not account for the heater resistance. For example, if the heater resistance was not communicated to the pulse generator, and the pulse generator was set to assume a $50 \Omega$ load impedance, the delivered voltage to the heater would need to be calculated:

$$
\begin{equation*}
V_{h}=\frac{R_{h}}{R_{h}+50} \cdot 2 \cdot V_{\text {generator }} \tag{2.1}
\end{equation*}
$$

where $V_{\text {generator }}$ is the voltage reported by the pulse generator.

### 2.4.1.4 Minimum Power to Amorphize (MPA)

The minimum power to amorphize (MPA) is defined as the minimum pulse power required to induce an increase in the switch resistance by a factor $10^{4}$ when compared to the initial ON-state. This is a critical parameter to the device, as it determines the minimum pulse amplitude required to turn the switch OFF at a given pulse width. To determine the MPA at a given pulse width, pulses are applied with increasing pulse power until the $10^{4}$ criteria is met, as shown in Figure 2.7(a). By determining the MPA at various pulse widths, amorphization curves can be created as shown in Figure 2.7(c), which show the minimum pulse power and pulse width combinations that can be used to turn off the device. Insight into the device and process can be gained by viewing the MPA data in a power-time effect plot, as done in [50] (all thermal simulations performed by Rob Young). Changes to the fabricated thicknesses of layers can significantly change the MPA, and is discussed further in Section 5.5.1.

### 2.4.1.5 Minimum Power to Crystallize (MPC)

The minimum power to crystallize (MPC) is defined as the minimum pulse power required to induce the switch resistance to decrease below $100 \Omega$. This is another important parameter to the device, as it determines the minimum pulse amplitude required to turn the switch ON at a given pulse width. To determine the MPC at a given pulse width, pulses are applied with increasing pulse power until the $100 \Omega$ criteria is met, as shown in Figure 2.7(b). While the MPC is the power that determines what pulse can induce the crystalline phase in the device, it is not the optimal power used to obtain the lowest $R_{\text {on }}$ in the device. In order to determine the optimal ON-pulse, the MPC test is continued until the resistance begins to rise again. The pulse power at which the $R_{\text {on }}$ was the lowest is considered the optimal pulse to
crystallize (OPC). In the example MPC curve given in Figure 2.7(b), the MPC is the first point below $100 \Omega$ (which occurs at 1.3 W ), and the OPC occurs at 1.7 W .


Figure 2.7 example a) MPA plot b) MPC plot c) amorphization and crystallization curves

### 2.4.1.6 Device Cycling

Device cycling is done with alternating OFF (amorphization) and ON (crystallization) pulses. Typically the OPC at a specific pulse width is used for the ON-pulse, once it is determined for a specific device on a specific wafer. In this thesis, 1500 ns pulse width is used almost exclusively for the ON-pulse, as it produces the lowest $R_{\text {on }}$ more easily than smaller pulse widths. The OFF-pulse is then specified with a percentage above the MPA (e.g. 3.5\% above MPA, $3.5 \%>$ MPA, or MPA $+3.5 \%$ ). To cycle the device, the pulses are then sent in alternating
fashion to turn the device ON and OFF , as seen in the example plot in Figure 2.8. There are variations on the cycling test where the switch and the heater resistances are not measured after every pulse, but rather after every $10,100,1000$, or 10000 pulses in order to decrease the amount of time the cycling test takes. It is common that even after large quantities of pulses are sent (500,000+) the device is still working and functional, but the test is terminated due to test stand availability.


### 2.4.1.7 Threshold Voltage Test $\left(V_{\text {th }}\right)$

Once set in the desired OFF-state, the $V_{t h}$ test is performed by ramping the voltage on the SMU connected to $T 1$ and $T 2$ (in Figure 2.6) in 0.25 V increments (at an average ramp rate of 0.5 $\mathrm{V} / \mathrm{s}$ ), while monitoring the current. The compliance current is set to 1 mA and the voltage ramp was limited to 8 V , to avoid damaging a device and allow repeated measurements on the same device. The $V_{t h}$ is defined as after the inflection point of the OFF-state voltage sweep, which is the voltage at which the current reaches compliance. An example plot of $V_{\text {th }}$ test on 6 different device layouts is given in Figure 2.9. The $V_{t h}$ is another parameter that can be mapped to RF performance, namely the OFF-state power handling ( $P_{R F, m a x, O F F}$ ) which is covered in detail in

Chapter 4. Changes to the fabricated thicknesses of layers can significantly change the $V_{t h}$ of the device, and is covered in Section 5.5.1.


Figure 2.9 example plot of a $V_{t h}$ test, where the voltage is swept across the switch set in the OFF-state

### 2.4.2 RF Tests

### 2.4.2.1 Equipment

- Electroglas EG2001 Wafer Prober
- (2) Cascade ACP40 125 GSG probes
- (2) Cascade ACP40 S-only probe
- (2) Keithley 237 Source Measurement Units (SMUs)
- Teledyne CCR-33S30 SPDT
- HP 8114A Pulse Generator (PG)
- HP DC power supply
- Agilent PNA-X Network Analyzer
- Cascade Microtech 101-190 Cal Substrate


### 2.4.2.2 Calibration

In addition to the equipment being calibrated and maintained by the test and calibration group at Northrop Grumman Mission Systems, the RF test is calibrated using SOLT method with the two GSG ACP40 probes and the Cascade cal substrate. Once the SOLT cal is complete, it is verified by landing one probe at a time on the long open stub on the cal substrate, and verifying the smooth, inward spiral of the S11 or S22 on the smith chart with frequency. The DC resistance is calibrated similarly as before, by landing the probes on a thru structure on wafer. This thru structure is a single, continuous piece of metal in the either the $1^{\text {st }}$ or $2^{\text {nd }}$ interconnect metal. This measured resistance is then subtracted from all DC measurements using these probes during a single test period.

### 2.4.2.3 Small Signal RF Test

The goal of the small-signal RF test is to obtain the insertion loss and isolation of the DUT as a function of frequency. From insertion loss and isolation, the $R_{\text {on }}$ and $C_{\text {off }}$ can be extracted from equations 1.1 and 1.2 using the simplified $F_{c o}$ or $R_{o n} * C_{o f f}$ model shown in Figure 2.10(a). The insertion loss and isolation are measured after calibrating the RF test (i.e. probes, cables, network analyzer on a cal substrate) and landing the probes on a 2 -port ( 2 P ) series singlepole, single-throw (SPST) switch (pictured in Figure 2.10(b)) programmed in either the ON or the OFF-state. In all cases, the $C_{\text {off }}$ is extracted from the isolation with no de-embedding done after calibration. In some cases, the $R_{\text {on }}$ is extracted from the insertion loss after subtracting an on-wafer thru-line from the raw data. It is stated in this thesis when and where this is done. The programming pulse is sent to the heater in the exact same fashion as in Section 2.4.1.3, with the exception that two signal-only ACP40 probes are used instead of a single GS probe, in order for all the probes to be landed (if desired) at the same time. The 2 P model for the series SPST is
shown in Figure 2.10(c) (with the corresponding shunt-SPST model), and the test circuit diagram (for S 21 ) is shown in Figure 2.10(d) where the dotted lines represent the reference plane of the probes. The resulting S-parameters that are recorded are used to extract the insertion loss (IL) and isolation (ISO):

$$
\begin{align*}
& I L=-S_{21, \text { reported,ON-state }}  \tag{2.2}\\
& \text { ISO }=-S_{21, \text { reported,OFF-state }} \tag{2.3}
\end{align*}
$$

Where $S_{21, \text { reported }}$ is the reported magnitude of S 21 in dB by the network analyzer.
The inherent problem with the $F_{c o}$ or $R_{o n}{ }^{*} C_{o f f}$ model for any RF switching technology is that it forces a simplification of a complex device down into only a single resistor and capacitor. As seen in Figure 2.10(e) and Figure 2.10(f), the ON- and OFF-state model for the IPCS device is much more complicated than just a single resistor and capacitor. Further complicating the simplification (aside from the additional components) is the two additional heater terminals ( Hl and H 2 ) that are intrinsically part of the device. Much like a CMOS MOSFET (which is also a 4-terminal device), how these terminals are terminated can greatly affect the insertion loss and isolation, as well as the reported $F_{c o}$ or $R_{o n}{ }^{*} C_{\text {off }}$ numbers [45]. In order to be consistent with literature and the $F_{c o}$ or $R_{o n} * C_{o f f}$ model, the RF extracted $F_{c o}, R_{o n}$, and $C_{\text {off }}$ numbers that are reported in this thesis are extracted with the heater terminals left floating (see Figure 2.11). It should be noted that this is done in order to be ethical and consistent about the reported numbers, as it actually results in less attractive $F_{c o}$ and $C_{o f f}$ results [12] and is discussed further in Section 3.3.3. It should also be strongly noted that while this is done to be ethical and consistent, it does not represent how a switch would actually be implemented in an RF system. The most common implementation would be to have the one heater terminal DC grounded and the opposite heater terminal RF grounded. The effects of the "grounded vs. floating" insertion loss and isolation are
discussed in detail in Section 3.3.3, with comments about how to limit these effects from a fabrication and integration point of view. In all reported insertion loss and isolation numbers in this thesis it is stated whether the measurements are taken with the heater terminals grounded or floating, and where possible both measurements are shown.


Figure 2.10 a) 2-terminal circuit model used for $F_{c o}$ and $R_{o n}{ }^{*} C_{o f f}$ extractions b) optical microscope picture of a 2-port SPST fabricated in the Gen3 process c) 2-port model of a series and shunt SPST d)

2-port circuit diagram of an S21 measurement of a series SPST, where the dotted lines represent the reference plane of the probes e) realistic small-signal circuit model for the IPCS device in the ON-state and f) realistic small-signal model for the IPCS device in the OFF-state

## Series SPST IPCS Series SPST IPCS Floating Heater Terminals Grounded Heater Terminals



Figure 2.11 2P schematic showing the floating heater terminations (left) and grounded heater terminations (right) of the a series SPST implementation of an IPCS device

### 2.4.2.4 Power Handling Test

Power handling tests are performed on 2P shunt SPST devices, as pictured in Figure 2.10(c) and Figure 2.12(a) and Figure 2.12(b). A 10-GHz continuous-wave RF signal was applied to the input port, where the time-averaged signal power was discretely ramped from 0 dBm to 30 dBm in steps of 0.5 dBm , holding for 1 s at each power level. Between power steps, a DC resistance measurement was made on the shunt switch to determine if it was still in the OFFstate (finite resistance) or if it had been catastrophically destroyed (open circuit). The power level at which the switch resistance changed to an open circuit was recorded as the $P_{R F, m a x, O F F}$ of the switch. The results of this test are discussed in Section 4.7.


### 2.5 Conclusion

In this chapter the methods of fabrication, process flows, DC and RF tests have been described. Diagrams of the process flows along with specifications of the fabrication details have been given for 3 different process generations discussed in this thesis. The equipment, calibration, and execution of the different DC tests has also been discussed. The importance of each test, along with example data has been given to help the reader understand more deeply the reported numbers in the subsequent chapters. Finally, the RF tests have been detailed, with explanations for the different extractions of the RF parameters. Care has been given to explaining the differences and consequences of different microheater terminations.

# 3 Demonstration and Performance of 4-Terminal, Indirectly Heated Phase-Change Switch (Inline Phase-Change Switch) 

### 3.1 Abstract

An inline chalcogenide phase-change radio-frequency (RF) switch using germanium telluride and driven by an integrated, electrically isolated thin-film heater for thermal actuation has been fabricated. A voltage pulse applied to the heater terminals was used to transition the phase-change material between the crystalline and amorphous states. An ON-state resistance of $4.5 \Omega(0.08 \Omega-\mathrm{mm})$ with an OFF-state capacitance and resistance of 35 fF and $0.5 \mathrm{M} \Omega$ respectively, were measured resulting in an RF switch cutoff frequency $\left(F_{c o}\right)$ of 1.0 THz and an OFF/ON resistance ratio of $10^{5}$. The output third-order intercept point measured $>55 \mathrm{dBm}$, with zero power consumption during steady-state operation, making it a nonvolatile RF switch. This is the first reported implementation of an RF phase change switch in a four-terminal, inline configuration. Improvements to the GeTe inline phase-change switch have resulted in an ON state resistance of $0.9 \Omega(0.027 \Omega \cdot \mathrm{~mm})$ with an OFF-state capacitance and resistance of 14.1 fF and $30 \mathrm{k} \Omega$, respectively, resulting in a calculated $F_{c o}$ of 12.5 THz . This represents the highest reported Fco achieved with chalcogenide switches to date. The threshold voltage ( $V_{t h}$ ) for these devices was measured at 3 V and the extracted ON -state third-order intercept point (TOI) was 72 dBm . Single-pole, single-throw (SPST) switches were fabricated, with a measured insertion loss less than 0.15 dB in the ON -state, and 15 dB isolation in the OFF -state at 18 GHz . Single-pole, double-throw (SPDT) switches were fabricated using a complete backside process with throughsubstrate vias, with a measured insertion loss 0.25 dB , and 35 dB isolation.

### 3.2 Initial Demonstration of 4-terminal, indirectly heated, phase-change switch

### 3.2.1 Introduction

Chalcogenide phase-change materials (PCMs) have been exploited for their unique optical characteristics since their discovery in the late 1960s [26]. Recently, the digital memory industry also began exploiting PCMs for their distinct phase-dependent electrical properties [27], [31]. PCM devices are based on a vertical architecture, which offers increased memory density and improved switching speed over flash memory.

Unlike digital applications where the dominant requirement is a large dc OFF/ON ratio, radio-frequency (RF) applications require switches with a low ON-resistance and OFFcapacitance. In solid-state switching devices, OFF-state capacitance can be improved by changing the device geometry, but only at the expense of degraded ON-state resistance, and vice

versa. The ultimate performance is limited by the sheet resistance of the switchable channel. The sheet resistance of switchable PCM films, such as germanium telluride ( GeTe ), can be more than an order of magnitude lower than that of state-of-the-art FETs, allowing for a lower switch ONresistance for the same or similar device geometry. In addition to improved performance, PCM switches also possess the unique characteristic of zero prime power consumption during steadystate operation, making them nonvolatile switches.

### 3.2.2 Device Structure, Fabrication, and Operation

A cross-sectional schematic of the Gen1 fabricated device (described in 2.3.1) is shown in Figure 3.1. To convert the PCM to the amorphous state, a short voltage pulse was applied across the TFR terminals, causing an increase in the TFR temperature due to joule heating. The heat from this pulse conducts from the TFR through the dielectric barrier to the proximal PCM above it, raising the temperature of the PCM above its melting point of $725^{\circ} \mathrm{C}$ [51] by the end of the pulse. The natural cooling that takes place at the end of the pulse (with heat being conducted into the underlying substrate and surrounding contact metallization) is rapid enough to freeze the atoms of the PCM in the amorphous state. The length of the cooling cycle is a function of the material configuration around the PCM and TFR and was optimized before device fabrication using finite element thermal modeling software. To convert the amorphous PCM back to the crystalline state, a lower intensity pulse was applied across the heater, causing the temperature of the PCM to rise above the recrystallization temperature $\left(\sim 190{ }^{\circ} \mathrm{C}\right)$ but remain below the melting temperature through the duration of the pulse.

### 3.2.3 Results

GeTe was used as the PCM for this device as it demonstrates the lowest resistivity in the crystalline state relative to other chalcogenides typically used as PCMs [29]. Deposition was
done in a Kurt J. Lesker sputter deposition tool. A power-pressure matrix was used for resistivity optimization. Recrystallization temperatures varied from $186{ }^{\circ} \mathrm{C}$ to $190^{\circ} \mathrm{C}$ depending on the deposition parameters. It was also confirmed through four-point probe and Hall measurements that the crystalline GeTe exhibits p-type conductivity behavior.


Figure 3.2 Measured (a) pulse voltage to amorphize and (b) pulse voltage to recrystallize for different pulsewidths on the $1.0-\mathrm{THz}$ switch. The x -axis shows the voltage of the pulse through the $88 \Omega \mathrm{TFR}$, and y -axis shows the resulting PCS ( GeTe ) line resistance.

Using the fabrication process described, different layouts of the IPCS were fabricated with $L_{p c m}$ ranging from 1 to $7 \mu \mathrm{~m}$ and $W_{p c m}$ ranging from 6 to $50 \mu \mathrm{~m}$ [Figure 3.1]. Figure 3.1(d) shows the fabricated single-pole, single-throw switch with a magnified view of the IPCS area. Figure 3.2 shows the GeTe line resistance as a function of TFR pulse voltage and pulse width. Once set in the amorphous (OFF) or crystalline (ON) state, the switch consumed no power, making it a nonvolatile switch. The switches were successfully cycled 1500 times between the ON and OFF states before the test was terminated due to time constraints. Figure 3.3(a) and (b) shows magnified views of a different fabricated IPCS in the ON and OFF states to demonstrate the optical difference between the crystalline and amorphous states of GeTe film. Figure 3.3(b) shows the IPCS in the OFF-state with a clearly defined darkened stripe down the center of the GeTe , which is orthogonal to the RF signal trace. This darkened stripe is the amorphous GeTe that prevents horizontal current flow. Figure 3.3(c) and (d) shows the measured and modeled
insertion losses and isolation for the fabricated two-port coplanar waveguide (CPW) single-pole, single-throw IPCS of Figure 3.1(d) (simulations of the model performed by Pavel Borodulin). For a switch with PCS width of $18 \mu \mathrm{~m}$, insertion loss measured $<0.5 \mathrm{~dB}$ up to 18 GHz . The measured isolation of 9 dB at 18 GHz is attributed to the coupling of the RF signal through the heater and coupling through the CPW gap capacitance. The figure of merit commonly used for RF switches is the ratio of OFF-impedance to ON-impedance, referred to as cutoff frequency $\left(F_{c o}\right): 1 /\left(2 \pi \cdot R_{o n} \cdot C_{o f f}\right)$. The GeTe IPCS measured in Figure 3.3 had an $F_{c o}$ of 1.0 THz , limited by the large width of the heater and large PCS length. Figure 3.4 shows power handling data and measured output third-order intercept (OTOI) for the measured IPCS (measurements performed and values calculated by Pavel Borodulin). The ON-state power handling capability of the switches was measured at $33.4 \mathrm{~W} / \mathrm{mm}$ of device width ( $W_{p c m}$ ) with the switch of Figure 3.4(a) capable of handling over 0.6 W ( 27.8 dBm ) continuous wave input RF power at 3 GHz . OFFstate breakdown voltage or threshold switching voltage of these devices has not yet been measured. Figure 3.4(b) shows measured third-order intercept data of $>55 \mathrm{dBm}$ and potentially better, as all three measurements were limited by the test set noise floor. The same switch could handle $>100 \mathrm{~mA}$ of DC current without failure, as shown in Figure 3.3(e). Figure 3.3(f) lists measured data on four different IPCS layouts.


Figure 3.3 (a) and (b) IPCS switch in the crystalline and amorphous states. It is worth noting that only a limited area in the center of the IPCS was amorphized. (c) and (d) Measured and modeled insertion loss (ON-state transmission) and isolation (OFF-state transmission) are shown for the $1.0-\mathrm{THz}$ single-pole, single- throw IPCS switch with $2-\mu \mathrm{m}$ PCS length and $18-\mu \mathrm{m}$ PCS width. Red dashed line shows the modeled data, whereas the black solid line shows the measured data. (e) DC I-V measurements from 0.01 to 100 mA of the same $1.0-\mathrm{THz}$ IPCS switch (f) Table showing RF results for devices described in Section 3.2.3


Figure 3.4 (a) Measured Pout versus Pin for the $1.0-\mathrm{THz}$ Fco switch at 3 GHz , showing $33.4 \mathrm{~W} / \mathrm{mm}$ of CW power handling. (b) Measured OTOI showing $>52 \mathrm{dBm}$ across three frequencies, limited by the test set

### 3.3 Performance Optimization and Circuit Demonstrations

### 3.3.1 Introduction

The first demonstration of a functional chalcogenide RF inline phase-change switch
(IPCS) was discussed in detail in section 3.2. This device employed an initial design intended to
demonstrate the ability to quench chalcogenide PCM in the amorphous state utilizing an integrated, electrically isolated thin-film heater in a horizontal configuration. While only intended to demonstrate the concept for functionality, this design nonetheless achieved an $F_{c o}$ of 1.0 THz, which outperforms traditional FETs in frequency performance [14]. By altering device geometry to optimize the complex electro-thermal actuation mechanism, significant performance improvements have since been realized and fabricated into state-of-the art RF circuits.

### 3.3.2 Coplanar Waveguide SPST Optimizations

Using the fabrication process described Section 3.2.2, different layouts of the IPCS switch were fabricated in order to decrease $R_{o n}, C_{o f f}$, and hence improve the insertion loss, isolation, and $F_{c o}$. Referring to circuit model in Figure 2.10(f), in order to decrease the $C_{\text {off }}$ of the device, $C_{t}, C_{p c m}$, and $C_{h}$ need to be minimized. Of these three capacitances, $C_{h}$ is the largest contributor (as determined by simulations done by Pavel Borodulin), as it affects both the $C_{\text {off }}$, isolation, and insertion loss. In order to reduce $C_{h}$, smaller linewidth microheaters ( $W_{h}$ in Figure 3.1) between $0.5 \mu \mathrm{~m}$ and $2.5 \mu \mathrm{~m}$ are used (compared to the devices reported in Section 3.2.3), and a thicker $\operatorname{SiN}$ dielectric barrier ( 60 nm ) is used between the GeTe and the microheater.

Referring to Figure 2.10(e), in order reduce the $R_{o n}$ of the device, $R_{c}$ and $R_{c h}$ need to be minimized. By optimizing the sputter deposition and crystallization processes, contact resistances to the GeTe of $0.001 \Omega \cdot \mathrm{~mm}$ were measured by standard $100 \mu \mathrm{~m}$ wide TLM (transmission line model) structures. This results in $R_{c h}$ being the dominant resistance between the two. In order to reduce $R_{c h}$, traditional 3-dimensional layout and processing thicknesses were modified. Compared to the devices reported in Section 3.2.3, smaller device lengths ( $L_{p c m}$ in Figure 3.1) between $0.9 \mu \mathrm{~m}$ to $2.5 \mu \mathrm{~m}$, larger device widths ( $W_{p c m}$ in Figure 3.1) between $10 \mu \mathrm{~m}$ and $30 \mu \mathrm{~m}$, and a thicker GeTe material ( 120 nm ) were used.


Figure 3.5 Measured and modeled (a) insertion loss (ON-state transmission) and (b) isolation (OFFstate transmission) for a single pole, single throw switch with 0.9 um PCS length and 30 um PCS width. The red dashed line shows the modeled data, while the black solid line shows the measured data.

Switching between the two states was achieved with electrical pulse powers ranging from 0.5 W to 4 W (depending on the pulse width), and pulse widths ranging from 30 ns to $1.5 \mu \mathrm{~s}$. The GeTe IPCS switches were successfully cycled 10,000 times between the ON- and OFFstates before the test was terminated due to time constraints. Figure 3.5 shows the measured and modeled insertion loss and isolation for the fabricated 2-port coplanar waveguide (CPW) singlepole, single-throw switch with dimensions listed in Figure 3.6 (simulations of the model performed by Pavel Borodulin). For a switch with PCS width of $30 \mu \mathrm{~m}$, insertion loss measured better than 0.3 dB up to 40 GHz . The measured isolation of 13 dB at 18 GHz is attributed to the coupling of the RF signal through the heater and to the coupling through the CPW gap capacitance. The featured GeTe IPCS device had an $F_{c o}$ of 7.3 THz , limited by the width of the heater and dielectric barrier thickness between the GeTe and heater. Figure 3.6(a) shows power handling data for the GeTe IPCS switches. The power handling capability of the 7.3 THz switch was measured at 3.1 W continuous wave RF power at 10 GHz (measured by Pavel Borodulin), or 104.7 W/mm when normalized for periphery. OFF-state breakdown voltage or threshold switching voltage of these devices was not measured. Similar to the previous devices fabricated in Section 3.2.3, these IPCS devices had measured third-order intercept data of greater than 55
dBm and potentially better, as all measurements were limited by the test set dynamic range.
Figure 3.6(b) shows measured data on 3 different switch layouts. The increase in performance over the devices listed in Section 3.2.3 is attributed to the increased GeTe thickness ( 120 nm vs. 75 nm ), increased SiN barrier thickness ( 60 nm vs. 30 nm ), smaller RF contact spacing ( $0.9 \mu \mathrm{~m}$ vs. $2.0 \mu \mathrm{~m}$ ), smaller TFR width ( $1.7 \mu \mathrm{~m}$ vs. $4.8 \mu \mathrm{~m}$ ), and a larger device width ( $30 \mu \mathrm{~m}$ vs. 18 $\mu \mathrm{m}$ ), which all serve to decrease the $R_{\text {on }}$ from $4.48 \Omega$ to $1.2 \Omega$ and the $C_{\text {off }}$ from 35 fF to 18 fF .

|  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PCS Length | PCS Width | TFR Width | $\begin{aligned} & \hline \mathrm{R}_{\mathrm{on}} \\ & (\Omega) \\ & (\Omega) \end{aligned}$ | $\begin{gathered} \mathrm{R}_{\text {off }} \\ (\mathrm{M} \Omega) \end{gathered}$ | Off/On | $\mathrm{C}_{\text {off }}$ <br> (fF) | $\begin{gathered} \hline \mathrm{F}_{\mathrm{co}} \\ (\mathrm{THz}) \end{gathered}$ |
|  | 0.9 mm | $10 \mu \mathrm{~m}$ | $1.7 \mu \mathrm{~m}$ | 3.7 | 1.47 | $4.0 \times 10^{5}$ | 7.7 | 5.7 |
|  | 0.9 mm | $20 \mu \mathrm{~m}$ | $1.7 \mu \mathrm{~m}$ | 1.8 | 0.17 | $9.7 \times 10^{4}$ | 13 | 6.8 |
|  | 0.9 mm | $30 \mu \mathrm{~m}$ | $1.7 \mu \mathrm{~m}$ | 1.2 | 0.11 | $9.2 \times 10^{4}$ | 18.1 | 7.3 |
| a)$5 \quad 1015{ }^{2} 20(\mathrm{dBm}) 303540$ |  |  |  |  |  |  |  |  |
| Figure 3.6 a) Measured Pin vs. Pout for the 7.3 THz Fco switch at 10 GHz , showing $104.7 \mathrm{~W} / \mathrm{mm}$ of CW power handling b) summary of results |  |  |  |  |  |  |  |  |

### 3.3.3 Microstrip Designs Optimizations and Notes on RF Measurements

In order to improve the SPST RF performance and show improved aspects of integration, microstrip designs were fabricated to show better insertion loss and isolation from the entire SPST structure. Using the e-Gen1 fabrication process described in 2.3.1, IPCS were fabricated with the improved layout dimensions and layer thicknesses described in the previous section with the new microstrip designs (RF device layout design and simulations performed by Pavel Borodulin). Figure 3.7(a) shows a fabricated SPST switch utilizing a microstrip design, with a magnified view of the IPCS area. All devices are pulsed with an HP8114A pulse generator, utilizing a 10 ns rise and fall time. Figure 3.7(b) shows an IPCS device cycled for 100 pulses, using alternating ON and OFF pulses. A 100 ns voltage pulse was used to set the device
in the OFF-state, and a 1500 ns voltage pulse was used to set the switch in the ON-state. The switch had an initial $R_{o n}$ of $1.2 \Omega$, but stabilized to $0.9 \Omega$ after 5 cycles.


Figure 3.8 lists the device dimensions, measured $R_{o n}, R_{o f f}, V_{t h}, C_{o f f}$, and calculated $F_{c o}$ for 3 different IPCS configurations. It is observed that the $C_{\text {off }}$ increases with increasing TFR width, which is consistent with RF simulations. By optimizing device geometry and pulse parameters to minimize $R_{o n}$ and $C_{o f f}$, an $F_{c o}$ of 12.5 THz was achieved. This represents the highest reported value for chalcogenide switches to date. Figure 3.8 (a) shows the measured and modeled insertion loss and isolation for the 12.5 THz switch. The insertion loss measured less than 0.25 dB from $0-40 \mathrm{GHz}$, and measured 0.15 dB at 18 GHz . The third-order intercept (IP3) for all 3 devices measured 72 dBm in the ON -state. The measured isolation was 15 dB at 18 GHz , primarily attributed to the parasitic capacitance through the TFR. All RF measurements are taken without de-embedding the CPW or microstrip pads, with the reference plane being the RF probe tips. The $C_{\text {off }}$ for these devices was extracted from the measured isolation with the TFR contact pads floating (disconnected from the pulse generator). This is done intentionally, as the connection of the TFR pads to an unknown load can lead to inconsistent and incorrect extractions of the $C_{\text {off }}$ on 2-port structures, as mentioned in Section 2.4.2.3. Figure 3.9(a) shows
the switch response when the TFR pads are terminated to ground. The isolation of the 2-port IPCS SPST with a grounded TFR is significantly higher, due to reduced capacitive coupling through the TFR. The energy that normally couples from port 1 to port 2 through the TFR is partially reflected and partially dissipated in the TFR, increasing the overall isolation at the expense of some increased insertion loss. This could potentially lead to a false assumption in the cutoff frequency and improper evaluations of the switch, as the lower isolation at port-2 (due to the shunt element) decreases the perceived extracted $C_{\text {off }}$ by more than $110 \%$, as seen in Figure 3.9(b).

In order to limit this effect and align the grounded vs. floating insertion loss and isolation, the shunt microheater capacitance $\left(C_{h}\right)$ needs to be minimized. This can be done by reducing the microheater width $\left(W_{h}\right)$, increasing the dielectric barrier thickness, or by using dielectric materials with a lower dielectric constant. When the heater is completely decoupled, the grounded data will resemble the floating data, meaning less frequency dependence of the insertion loss.

A further complicating issue is the capacitance added by the heater actuation pads (large metal pads where the probes make contact to H 1 and H 2 ). While not part of the intrinsic device, these pads are quite large (on the order of $50 \mu \mathrm{~m}$ to $100 \mu \mathrm{~m}$ ), and add a significant capacitance in parallel to the $C_{h}$ that cannot be eliminated by dielectric thickness changes (discussed in detail in [52]). Integration changes are required to eliminate or reduce this capacitance, and are discussed more in Section 5.4.


a)
GeTe IPCS MEASURed Results

| IPCS <br> LENGTH | TFR <br> WIDTH | IPCS <br> WIDTH | $\mathrm{R}_{\text {ON }}$ <br> $(\Omega)$ | $\mathrm{R}_{\text {OFF }}$ <br> $(\mathrm{k} \Omega)$ | $V_{\text {TH }}$ <br> $(\mathrm{V})$ | $\mathrm{C}_{\text {OFF }}$ <br> $(\mathrm{fF})$ | $\mathrm{F}_{\text {Co }}$ <br> $(\mathrm{THz})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0.9 um | 0.9 um | 30 um | 0.90 | 26.9 | 2.09 | 14.1 | 12.5 |
|  | 0.9 um | 1.3 um | 30 um | 0.92 | 31.5 | 2.72 | 16.5 |
| b) | 0.9 um | 1.7 um | 30 um | 0.91 | 35.3 | 3.31 | 18.2 |

Figure 3.8 a) Measured and modeled (left) insertion loss (ON-state transmission) and (right) isolation (OFF-state transmission) for a 12.5 THz SPST IPCS with 0.9 um PCS length and 30um PCS width. b) table of measured results for microstrip devices

 Measured IPCS Devices With Floating \& Grounded TFR Contacts

| TFR | IPCS | TFR | IPCS | $\mathrm{R}_{\text {on }}$ | $\mathrm{C}_{\text {OFF }}$ | $\mathrm{F}_{\text {CO }}$ <br> CONTACTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LENGTH | WIDTH | WIDTH | $(\Omega)$ | $(\mathrm{fF})$ | $(\mathrm{THz})$ |  |
| Floating | 0.9 um | 0.9 um | 20 um | 1.41 | 15.2 | 7.5 |
| Grounded | 0.9 um | 0.9 um | 20 um | 1.40 | 7.2 | 15.8 |

Figure 3.9 a) Measured a) insertion loss (ON-state transmission) and b) isolation (OFF-state transmission) for the two different heater configurations. It is worth noting the two measured switches were 20um in IPCS width, as opposed to the switches in Figure 3.8 that were 30 um wide b) table of measured results

### 3.3.4 Gen1 Device Performance Summary and Optimization Path

A summary of the devices reported on for the two different Gen1 process variants is summarized in Figure 3.10. In general, a clear improvement in RF performance is seen with increasing layer thicknesses, and decreasing layout dimensions. The 3 main drawbacks of increasing the layer thicknesses (preventing their indefinite increase) to increase RF performance
are the increased MPA, the decreased $V_{t h}$ (discussed in 4), and the decreased quench or ability to amorphize (discussed in Chapter 5).

In order to improve RF performance while maintaining reasonable processing thickness and secondary switch qualities, higher performance materials and integrations need to be incorporated into the device. Higher thermal conductivity dielectric materials such as AlN [53] can significantly improve the RF, MPA, $V_{t h}$, and reliability by decreasing the thermal resistance between the microheater and GeTe . This would allow the thickness to be increased to the point where the heater is completely decoupled from the RF signal path, as demonstrated in [54]. Improving the material resistivity of the chalcogenide is another material change will significantly improve the overall device performance. Lower resistivity chalcogenides (as demonstrated in [52]) instantly improve device, as a thinner material is now needed for the same $R_{o n}$ (resulting in a lower MPA and larger $V_{t h}$ ), or a lower $R_{o n}$ is achieved for the same thickness.

While improving the device with material changes is essential for future RF performance gains, understanding the trade-offs and relationships between all the device parameters (not just $R_{o n}$ and $C_{o f f}$ ) and device fabrication is critically important in developing the device into a viable switch technology. These trade-offs and relationships are discussed in the first half of Chapters 4 and 5. Once these relationships are understood, creating an integration to maximize all of the desired aspects of a switch is of utmost importance. These integrations are the focus of the second half of Chapters 4 and 5. Before they are discussed, the circuit performance of an SPDT built in the e-Gen1 process is discussed and compared to SPDTs created in other switch technologies.


### 3.4 Single-Pole, Double-Throw (SPDT) Switch Circuit Performance

Using the switch in Figure 3.7(a), a series-shunt single-pole double-throw (SPDT) switch was fabricated, a widely used configuration found throughout the RF industry and a common means for comparing switch to switch performance [13]. The schematic in the upper left of Figure 3.11(a) shows that this is constructed from four individual switches, where sending the RF signal to Port 2 is accomplished by setting its series switch to the ON -state and the shunt to ground switch to the OFF-state, while Port 3's switches are toggled to the opposite states to set Port 3 into isolation. RF testing and calibration was similar to that of the CPW SPST switch, using a DC probe to pre-configure the four switches of the SPDT leaving the heaters floating. No on-wafer through was subtracted, and the RF test results after off-wafer calibration are reported here with the RF launches included with no de-embedding. Two RF ground-signal-ground probes were used between the common and port-2. Port-3 was $50 \Omega$ terminated on-wafer (not visible in the photograph) with thin film NiCrSi resistors. Figure 3.11(a) shows the insertion loss
and Figure 3.11(b) shows the isolation for the phase-change SPDT switch in comparison to other RF switch technologies. All of the solid-state technologies and the phase-change switch use a SPDT series-shunt configuration, while the MEMS and $\mathrm{VO}_{2}$ SPDTs uses only two series switches to achieve its SPDT with no shunts to ground. The data from the alternate switch technologies in Figure 3.11 is reproduced from published data, referenced below.

The GaN HEMT [55], GaAs pHEMT [13], and Si CMOS [3] SPDT devices are observed to have increasingly poor insertion loss at higher frequencies. The GaN SLCFET [2] also exhibits degraded insertion loss with frequency, but to a much smaller extent than the GaN HEMT due to the increased channel conductivity. The AlGaAs diode [6] and $\mathrm{VO}_{2}$ [22] SPDT exhibit good insertion loss and isolation, with the $\mathrm{VO}_{2}$ switch showing the best isolation. As mentioned in Section 1, the AlGaAs diode and $\mathrm{VO}_{2}$ device consume prime power during operation, with the diode consuming 40 mW per switch [6] and the $\mathrm{VO}_{2}$ device consuming 100 mw per switch [22]. The relatively poor MEMS [12] isolation could be improved by adding shunt switches to its series circuit topology, at the expense of more chip area. The CMOS device is fabricated on a relatively low-resistivity substrate, impairing the insertion loss and increasing the importance of its size optimization. A buried oxide was used to enhance RF isolation, which could be further improved by changing to a high-resistivity substrate or by increasing the buried oxide thickness [9].

The phase-change switch SPDT exhibits the lowest insertion loss of all technologies, due to the order of magnitude improvement in channel resistivity. The insertion loss is limited by the effective device width, channel resistivity, and parasitic coupling to the heater and heater contact pads (which can be leakage paths in a grounded configuration). The isolation is limited by the parasitic capacitances to the pads and the heater, where the parasitic coupling to the heater
contact pads (not the heater itself) is the main contributor to the $C_{\text {off }}$ and isolation limitation [52],
[54]. The integration of phase-change switches into a legitimate RF circuit conclusively demonstrates the extracted DC device parameters translate into significant RF performance gains.


Figure 3.11 a) schematic circuit dia- gram of the SPDT RF switch and an optical photograph of the SPDT realized in micro-strip b) measured insertion loss (ON-state transmission) and c) isolation (OFF-state transmission) for the fabricated SPDT switch, with comparisons to other technologies [12], [13]

### 3.5 Conclusion

A four-terminal inline GeTe RF switch has been fabricated with an integrated, independent resistive heater. The switch demonstrated a $0.08 \Omega \cdot \mathrm{~mm} R_{o n}$ with an $F_{c o}$ of 1.0 THz and with zero prime power consumption during steady-state operation. To the best of our knowledge, this is the first time an electrically isolated heater has been used to successfully actuate both states of an inline, phase-change switch. Improvements to the CPW design resulted in a switch with a $0.036 \Omega \cdot \mathrm{~mm} R_{o n}$ with an $F_{c o}$ of 7.3 THz . Utilization of traditional III-V MMIC process to incorporate microstrip designs decreased the $R_{\text {on }}$ and $C_{o f f}$ to $0.9 \Omega(0.027 \Omega \cdot \mathrm{~mm})$ and 14.1 fF , respectively. This results in an $F_{c o}$ of 12.5 THz for an SPST switch, which represents a 10x improvement over first generation IPCS devices. These devices have been integrated into an SPDT RF switch that measures less than 0.25 dB insertion loss from $0-18 \mathrm{GHz}$, and greater than 35 dB of isolation across the same band, demonstrating the ability to fabricate non-volatile IPCS MMICs such as SPDTs, tunable filters, phase shifters, time delay units, and multi-port switch matrices.

# 4 Origin and Optimization of RF Power Handling Limitations in Inline Phase-Change Switches 

### 4.1 Abstract

The power handling capabilities of inline phase-change switches (IPCS's) at radio frequencies (RF) has been correlated to the DC threshold voltage $\left(V_{t h}\right)$ of the devices. The dependence of $V_{t h}$ on microheater pulsing parameters and device layout has been characterized, accompanied by observation of the size of the amorphous chalcogenide region through scanning transmission electron microscopy (STEM). All observations are consistent with threshold field $\left(F_{t h}\right)$ of nominally $50: 50 \mathrm{GeTe}$ of $12.6 \mathrm{~V} / \mu \mathrm{m}$. Use of W-based microheaters in the IPCS processes has improved device performance and reliability, with increases in the product of cutoff-frequency $\left(F_{c o}\right)$ and $V_{t h}$ over previous IPCS devices using NiCrSi microheaters. The improved devices demonstrated power handling capabilities up to 29 dBm in a $50 \Omega$ system for a switch with submicron dimensions, where the improvement is attributed to the larger amorphous zone created at the minimum power to amorphize. These improved devices demonstrate the feasibility of these switches in both transmit and receive wireless applications. A correlation between the peak allowed RF voltage across the OFF-state switch and the DC $V_{t h}$ of the OFF device was observed, indicating the $\mathrm{DC} V_{t h}$ is an accurate predictor of RF power handling.

### 4.2 Introduction

Chalcogenide materials have been researched since the 1960's [26], due to the significant difference in optical and electrical properties of the material when in the amorphous or crystalline states. Optical memory systems exploit the state-dependent reflectivity to store data bits, whereas more recent phase-change storage class memories utilize the state-dependent
electrical resistivity [27], [31], [56]. Recently, chalcogenide materials have also been implemented in high-performance radio-frequency (RF) switches [40], [51], [54], [57], [58]. These inline phase-change switches (IPCS) have demonstrated a 10x improvement in the cut-off frequency $\left(F_{c o}=1 /\left[2 \pi \cdot R_{o n} \cdot C_{o f f}\right)\right.$ when compared to conventional field-effect transistors (FETs) [2], [12], a 3x improvement when compared to MEMS switches [7], [12], and show promise for 5G and high frequency applications [37], [38], [44], [47]. They have also been heterogeneously integrated with commercial SiGe BiCMOS ICs to create reconfigurable front end modules up to 18 GHz , and show potential to be monolithically integrated in a variety of semiconductor processes [43]. IPCS devices are even viable for cryogenic applications (measured to 10K) [59].

Standard evaluation of any RF switch technology focuses on the frequency dependent transmission of an RF signal when the switch is in the ON- or OFF-state, and uses the $F_{c o}$ as the figure-of-merit (FOM) [2]. However, RF systems like cell phones, radar, and communication links typically have other important specifications for RF switches that are not addressed by the $F_{c o}$ as the sole FOM. Other properties such as (i) the maximum RF power handling ( $P_{\mathrm{RF}, \max }$, defined as the maximum continuous-wave RF power level which either inadvertently changes the switch state or catastrophically destroys the switch) (ii) the linearity of the switch as extracted by the output third-order intercept (OTOI), and (iii) switching speed directly affect the application space of any RF switch technology. Extremely high ON-state $P_{\text {RF,max }}$ ( $P_{\mathrm{RF}, \text { max }, \text { ON }}$ ) and OTOI (35 dBm [51] and 72 dBm [12], respectively) have been analyzed in [60]. The switching speed has also been characterized in [47], demonstrating 10-90\% switching/settling times of $2 \mu \mathrm{~s}$.

For the IPCS devices reported in [12] and [13], the $P_{\mathrm{RF}, \text { max,ON }}$ as limited by the currentcarrying capacity of the switch in the ON-state was usually larger than the OFF-state $P_{\mathrm{RF}, \text { max }}$ ( $P_{\mathrm{RF}, \text { max }, \mathrm{OFF}}$ ), the power level as limited by the voltage that the switch could be exposed to in the

OFF-state. This ratio can be as much as 17 dB in some cases, with $P_{\mathrm{RF}, \text { max }, \text { OFF }}$ as low as 18 dBm . This presents a problem in multi-port or multi-throw switching circuits that require both the ONand OFF-state switches, as the OFF-state switches become the limiting factor for the $P_{\text {RF,max }}$ of the circuit. While a series and parallel matrix combination multiple switches is a design option to increase $P_{\text {RF,max }}$ without degrading the RF performance, this solution requires an increase in actuation power, as multiple switches are now needed for the same arm of the circuit.

Consequently, it is important to understand and ultimately increase the $P_{\text {RF,max,OFF }}$ capabilities of a single switch in order to simplify designs, reduce switch power consumption, and widen the application space of the technology.

Threshold switching in amorphous chalcogenides (specifically $\mathrm{Ge}_{2} \mathrm{Sb}_{2} \mathrm{Te}_{5}$ ) has been examined in vertical, via-style architectures for DC digital memory applications [27], [31], [33], [34], [56], [61], [62]. Based on this work, we hypothesize the $P_{\text {RF,max, OFF }}$ limitation of IPCS devices lies in the electric field-induced threshold switching caused by the transient voltage that appears across the switch on the transmission line. However, the threshold field $\left(F_{t h}\right)$ and threshold voltage $\left(V_{t h}\right)$ of nominally 50:50 GeTe that has been indirectly amorphized with an integrated microheater has not been well-characterized. It is also not clear exactly how the DC $V_{\text {th }}$ relates to $P_{\text {RF, max, OFF }}$ due to the crystallization speeds and inherent time varying fields at GHz frequencies. Furthermore, the relationship between $V_{\mathrm{th}}, P_{\mathrm{RF}, \text { max, OFF, }}$, and RF performance $\left(F_{c o}\right)$, and what design trade-offs may exist among these three parameters, requires elucidation. This work identifies the connection between GeTe structural characteristics, device pulsing conditions, $V_{\mathrm{th}}$, achievable $P_{\mathrm{RF}, \text { max, OFF }}$, and RF performance, thereby establishing the ability to reason about key tradeoffs in the IPCS technology.

4.3 Initial Observation of Power Handling Limitations

Using the fabrication process described in [13] (referred to as the Gen1 process), multiple types of circuits were fabricated, including the single-pole double throw (SPDT) switch reported in [13]. While attempting to characterize the linearity of the series-shunt, single-pole single throw (SPST) switch circuit in Figure 4.1(a) using the extracted TOI method described in [63], the shunt-to-ground switch (labeled $s_{2}$ on Figure 4.1(a) and Figure 4.1(b)) was observed to inadvertently convert from the OFF-state to the ON-state when a large enough power amplitude (18 dBm) was applied to the input port, resulting in a sudden decrease in output power. The switching of $s_{2}$ was not catastrophic, and the device could be switched back OFF for additional/repeated measurements using the microheater terminals ( $H 2 A$ and $H 2 B$ in Figure 4.1(a)). To characterize this behavior more fully, DC I-V measurements across the GeTe terminals for 1-port SPST switches with layout dimensions identical to $s_{2}$ (Figure 4.2(a)) were done for switches in the OFF-state. Figure 4.2(b) shows the results of five repeated OFF-state I-V measurements on the same switch, performed at room temperature. The DC voltage was ramped across the GeTe terminals ( $T 1$ and $T 2$ in Figure 4.2(a)) while monitoring the current in a test described fully in section IIIA. The DC breakdown event (reversible) observed between 1.75 V and 2.5 V was attributed to the $V_{\text {th }}$ of the chalcogenide, extensively studied and reported on for

storage class memories [61], [64]-[66]. While not depicted in Figure 4.2(b), reversing the terminals for the voltage sweep (or ramping a negative voltage) results in a similar (with opposite polarity) distribution of the $V_{t h}$.

It was hypothesized that larger $V_{\mathrm{th}}$ in a single device should result in larger $P_{\mathrm{RF}, \text { max, OFF }}$ for the overall circuit, but it was not clear what controlled the value of $V_{t h}$. Thus, $V_{t h}$ was characterized as a function of pulse parameters and device layout (discussed next in Sec III). This permitted an assessment of interactions and the development of understanding of the tradeoff between $F_{c o}$ and $V_{t h}$ in these devices.

### 4.4 Threshold Voltage Characterization

To simplify the measurements and increase the ability to do repeated measurements on single devices, devices were fabricated using the same process as [13] with two changes to layer thicknesses: the $\alpha-\mathrm{Si}_{\mathrm{x}} \mathrm{N}_{\mathrm{y}}$ (hereafter "SiN") barrier dielectric was reduced from 60 nm to 30 nm , and the GeTe was reduced from 135 nm to 75 nm . We will refer to these devices as Gen 1 A , since they represent a small change to the structure of the Gen1 devices. Two studies were done on these Gen1A devices, each discussed in a separate section below. The first study focused on analyzing the $V_{t h}$ and OFF-resistance ( $R_{o f f}$ ) of a single device (no variation in device dimensions) while varying the pulse power and pulse width, while the second study focused on analyzing $V_{\text {th }}$ as a function of layout geometries, i.e. critical switch dimensions. First, some details are provided about the experimental method.

### 4.4.1 Pulsing and $V_{t h}$ Test Set-Up

A cross-section and plan-view schematic is provided for reference in Figure 4.3(a) and Figure 4.3(b). The device (referred to as device 1 A ) has a $1.3 \mu \mathrm{~m}$ switch length $\left(L_{\mathrm{pcm}}\right), 0.9 \mu \mathrm{~m}$ microheater width $\left(W_{\mathrm{h}}\right)$, and $10 \mu \mathrm{~m}$ switch width ( $W_{\mathrm{pcm}}$ ), where "length" is defined as being parallel to current flow and "width" as being perpedicular to current flow [40].


A complete thermal analysis of the Gen1 process (including thermal models and simulations) is given in [29].


### 4.4.2 Pulse Power and Pulse Width Analysis

Using the test setup described above, repeated $V_{\text {th }}$ and $R_{\text {off }}$ measurements were made on device 1 A , which had an $R_{\text {on }}$ of $5.5 \Omega\left(2.8 \mathrm{THz} F_{\mathrm{co}}\right)$ and a microheater resistance of $487 \Omega$. Nine different types of pulses were used, chosen from a matrix of three different pulse powers (PP) and three different pulse widths (PW). The three different PPs were MPA, MPA+3.5\%, and

MPA+7\%, while the three different PWs were 500ns, 200ns, and 100ns. For each PP/PW combination, $V_{\text {th }}$ and $R_{\text {off }}$ were measured three times, and after each measurement the device was both cycled twice and then reset to the OFF-state for the next measurement using the specific PP/PW combination being evaluated.

Figure 4.4(a) and Figure 4.4(b) show the results of the $V_{\text {th }}$ and $R_{\text {off }}$ for each pulsing combination. It is observed that both the $V_{\text {th }}$ and $R_{\text {off }}$ increase with increasing pulse power for each pulse width, although similar $V_{\text {th }}$ can be achieved for vastly different $R_{\text {off }}$ using different pulsing combinations. Previous analysis on threshold switching for directly heated memory switches (primarily using $\mathrm{Ge}_{2} \mathrm{Sb}_{2} \mathrm{Te}_{5}$ ), concluded the bulk, field-driven threshold switching was linearly dependent on the size of the amorphous region [33], [34], [56], [67]. Combined with previous reports of threshold switching in GeTe [36], [68], this suggests the $V_{\text {th }}$ in IPCS devices is determined by the $F_{\text {th }}$ of amorphous $\mathrm{Ge}_{50} \mathrm{Te}_{50}$ and length of amorphous region $\left(L_{\alpha}\right)$ that is created in the device channel, according to $V_{\mathrm{th}}=F_{\mathrm{th}} \cdot L_{\alpha}$. The linear relationship between $V_{\mathrm{th}}$ and pulse power (at a constant pulse width) then suggests the increase in $V_{\text {th }}$ with pulse power results

from melt/quenching a wider amorphous region in the channel. If this were the case, the wider amorphous region (and larger $V_{\text {th }}$ ) could be observed by testing devices with wider microheaters (i.e. larger $W_{\mathrm{h}}$ ), under the assumption that wider heater produce wider amorphous regions [50]. One caveat in this strategy that the ohmic contacts to the GeTe acting as a thermal ground/heat sink. Thus, the GeTe directly underneath and slightly inside the ohmic contacts can never reach melting temperature [50]. Therefore layouts with both larger $L_{\mathrm{pcm}}$ and $W_{\mathrm{h}}$ were analyzed in order to further elucidate the connection between $V_{\mathrm{th}}$ and device design.

### 4.4.3 Layout Analysis

In order to further characterize the amorphous fraction of the OFF-state and $V_{\mathrm{th}}$, and also determine the $F_{\text {th }}$ of the GeTe , different layout geometries were analyzed. A matrix of nine devices was tested, having $L_{\mathrm{pcm}}$ and $W_{\mathrm{h}}$ values of $0.9 \mu \mathrm{~m}, 1.7 \mu \mathrm{~m}$, and $2.5 \mu \mathrm{~m}$, all with a $W_{\mathrm{pcm}}$ of $10 \mu \mathrm{~m}$. All dimensions were verified on wafer. The MPA for each device was experimentally determined, then pulsed OFF using the MPA+3.5\% pulse power and 100 ns pulse width, then tested for $V_{\mathrm{th}}$. Three repeated measurements were made on each device, similar to the methodology used in section IIIB. Figure 4.5(a) and Figure 4.5(b) show the average results of the repeated $V_{\mathrm{th}}$ measurements for the 9 different device layouts. Figure 4.5(a) shows the $V_{\mathrm{th}} \mathrm{vs}$. $L_{\mathrm{pcm}}$, grouped by $W_{\mathrm{h}}$, while Figure 4.5 (b) reconfigures the data to plot $V_{\mathrm{th}}$ vs. $W_{\mathrm{h}}$, grouped by $L_{\mathrm{pcm}}$. It is observed that $V_{\mathrm{th}}$ generally increases with both the $L_{\mathrm{pcm}}$ and $W_{\mathrm{h}}$, further suggesting that $V_{\mathrm{th}}$ is dominated by the amount of amorphous material created between the two ohmic contacts. Unfortunately, increased $V_{\mathrm{th}}$ with $L_{\mathrm{pcm}}$ and $W_{\mathrm{h}}$ comes at cost of RF performance due to the increase in $R_{\mathrm{on}}$ with $L_{\mathrm{pcm}}$ and an increase in $C_{\text {off }}$ with $W_{\mathrm{h}}$ [12], exposing a fundamental trade-off between $F_{\mathrm{co}}$ and $V_{\mathrm{th}}$.

Optical pictures of two different devices pulsed OFF with an $L_{\mathrm{pcm}}$ of $2.5 \mu \mathrm{~m}$ are shown in

Figure 4.5(c) and (d), differing only in the size of the microheater. The device in Figure 4.5(c) has a $W_{\mathrm{h}}$ of $0.9 \mu \mathrm{~m}$, while the device in Figure $4.5(\mathrm{~d})$ has a $W_{\mathrm{h}}$ of $2.5 \mu \mathrm{~m}$. The dark stripe in the center of each device is the amorphous GeTe created through pulsing the microheater. It is observed that the length of the amorphous region $\left(L_{\alpha}\right)$ is larger for the $2.5 \mu \mathrm{~m}$-microheater device when compared to the $0.9 \mu \mathrm{~m}$-microheater device. While interesting to note, measurements of the $L_{\alpha}$ from the optical pictures can't provide insight into the $F_{\text {th }}$ of the GeTe due to the 8 V limit placed on the $V_{\mathrm{th}}$ measurement. Hence, the dependence of $L_{\alpha}$ on pulse power, which will ultimately be used to determine the $F_{\mathrm{th}}$, was investigated through cross-sectional STEM analysis.

### 4.5 STEM Analysis of Amorphous Region

Experimental details on the device samples, pulsing history, preparation and STEM equipment can be seen in [69], where devices with identical $L_{\mathrm{pcm}}$ and $W_{\mathrm{h}}$ to device 1 A from the same wafer were pulsed with two different powers and analyzed in a STEM. Figure 4.6(a) shows a dark-field STEM cross-section of a virgin/untested device. Figure 4.6(b) shows a bright-field STEM image of a device pulsed OFF at MPA, specifically focused on the channel region. The

red dashed lines indicate the border between the polycrystalline (ON) regions and amorphous (OFF) regions, as verified through nanobeam diffraction analysis. Significant structural changes (recrystallization, strain) are induced in the microheater (due to the temperature and current density) as evidenced by the striking contrast in the NiCrSi layer. Figure 4.6(c) shows a higher
magnification image of the crystalline/amorphous boundary, where the lattice fringes on the left side of the image are indicative of crystalline GeTe , while the lack of lattice fringes on the right indicates significant disorder associated with amorphous GeTe. Figure 4.6(d) shows an image at the same magnification as Figure 4.6(b), for a device where the OFF pulse power was MPA $+15 \%$. The red dashed lines again indicate the border between the polycrystalline and amorphous regions. Large crystal grains are observed in the NiCrSi microheater, and based on nanobeam diffraction this crystalline NiCrSi does not extend outside the central region of the microheater. This can be explained by the measured negative TCR of the $\mathrm{Ni}_{47.5} \mathrm{Cr}_{47.5} \mathrm{Si}_{5}$ thin film used in the microheater (measured on wafer to be $-31 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ between $20-520{ }^{\circ} \mathrm{C}$ and -98 $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ between $520-996{ }^{\circ} \mathrm{C}$, and previously characterized in [70]), where hot spots in the heater reduce the local resistance, thereby drawing more current and driving further heating. This is also consistent with top center of the microheater being the hottest point in the system during the pulse [50]. It is clear from comparing Figure 4.6(b) and (d) that the higher pulse power has created a larger amorphous region in the center of the device. Measurements of the top and

| SUMMARY OF ELECTRICAL AND STEM MEASUREMENTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (W) | $(\mathrm{ns})$ | $(\mathrm{V})$ | $(\mathrm{nm})$ | $(\mathrm{nm})$ | $(\mathrm{V} / \mu \mathrm{m})$ | $(\mathrm{V} / \mu \mathrm{m})$ |  |
| PP | PW | $V_{\mathrm{th}}$ | $L_{\alpha-\mathrm{TOP}}$ | $L_{\alpha-\text { BOT }}$ | $F_{\mathrm{th}-\mathrm{MN}}$ | $F_{\mathrm{th}-\mathrm{MAX}}$ |  |
| 0.91 | 100 | 2.42 | 148 | 210 | 11.52 | 16.35 | Figure 4.7 Summary of |
| 1.05 | 100 | 5.15 | 354 | 375 | 13.73 | 14.55 | electrical and STEM |
| measurements |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

bottom of the amorphous region ( $L_{\alpha \text {-TOP }}$ and $L_{\alpha-\text {-вот }}$, respectively) in Figure 4.6(b) and (d) are listed in Figure 4.7.

In order to extract the $F_{\text {th }}$ of amorphized GeTe by correlating the STEM-measured $L_{\alpha}$ to the $V_{\mathrm{th}}$ (and preserve the devices for STEM imaging), $V_{\mathrm{th}}$ measurements were not done on STEM-analyzed devices, but instead on devices from the same wafer, one reticle away. Device parameters such as $R_{\mathrm{on}}, R_{\mathrm{off}}, C_{\text {off }}, V_{\mathrm{th}}$, etc. typically vary $<5 \%$ from device to device with a given process, layout, wafer, and pulse history. On devices having a layout identical to those analyzed
with STEM, repeated $V_{\mathrm{th}}$ measurements were made on two different devices (one pulsed at MPA, one pulsed at MPA $+15 \%$, identical to the methodology in [69]). The results are shown in Figure 4.7, where minimum and maximum critical threshold fields ( $F_{\mathrm{th}-\mathrm{miN}}$ and $F_{\mathrm{th}-\mathrm{MAx}}$ ) are calculated by dividing the average $V_{\mathrm{th}}$ by the $L_{\alpha-\text { Top }}$ and $L_{\alpha-\text { BOT }}$, respectively. Averaging the $F_{\mathrm{th}-}$ min values results in an $F_{\mathrm{th}}$ of $12.6 \mathrm{~V} / \mu \mathrm{m}$. This compares well to previous reports of as-deposited amorphous GeTe (23 V/ $\mu \mathrm{m}$ [30], also nominally 50:50), and is of the same order as other chalcogenides such as $\mathrm{Ge}_{15} \mathrm{Sb}_{85}(9 \mathrm{~V} / \mu \mathrm{m}[71]), \mathrm{Ge}_{2} \mathrm{Sb}_{2} \mathrm{Te}_{5}(56 \mathrm{~V} / \mu \mathrm{m}[71])$, and $\mathrm{Ag}_{7} \mathrm{In}_{11} \mathrm{Sb}_{48} \mathrm{Te}_{34}$ (19 V/ $\mu \mathrm{m}[71]$ ).

Combining the results from this section and section 4.4, it is clear that in order to increase $V_{\mathrm{th}}$ in IPCS devices using GeTe (and potentially increase $P_{\mathrm{RF}, \text { max }, \text { OFF }}$ ), a larger amorphous region needs to be created in the device channel. For devices made in the Gen1 process, this can be done by increasing the microheater width at the expense of RF performance, or by increasing the pulse power, as seen in Figure 4.5 and Figure 4.7. Unfortunately, the NiCrSi microheaters have two significant drawbacks: (1) the negative TCR decreases the effective thermal width of the

microheater, resulting in a smaller melt region for the same electrical width, and (2) increasing the pulse power significantly reduces the lifetime of the NiCrSi heaters to an unacceptable level. This necessitates building IPCS devices with a more robust microheater material in order to improve both reliability and $V_{\text {th }}$.

### 4.6 Material and Device Changes to Improve $V_{t h}$

In order to fundamentally improve the $V_{t h}$ and reliability of IPCS devices without degrading the RF performance, tungsten (W) was introduced as a new material for the
microheater due to its high melting temperature and positive, linear TCR with temperature [72]. For the second-generation process (Gen2), a 50 nm thick W film was dry-etched to form the microheater, with a 60 nm SiN dielectric barrier and 110 nm GeTe layer (pictured in Figure 4.8(a) and described in Section 2.3.2). RF performance and switching speed characteristics have been reported in [47]. As can be seen from Figure 4.8(a), the GeTe layer forms cracks at the edge of the W microheater. These were found to be stress cracks formed over the step height of the microheater, due to the non-heated GeTe sputter deposition and subsequent ex-situ postdeposition crystallization anneal (conversion from $\alpha-\mathrm{GeTe}$ to $\mathrm{c}-\mathrm{GeTe}$ ). While both the reliability and $V_{t h}$ of the Gen2 devices was significantly improved compared to Gen1 devices [60], the cracking of the GeTe necessitated a $W_{h}$ larger than the $L_{p c m}$ in order to have continuous GeTe between the ohmic contacts. This inherently increased the $C_{\text {off }}$ of the devices, and limited the highest performing devices to only 6 THz [47] .

In order to improve the RF performance while maintaining the improved reliability $V_{t h}$, a third-generation process was developed (Gen3) with a planar microheater architecture (described in Section 2.3.3). Figure 4.8(b) shows the baseline Gen3 device, where a Ti/TiN/W microheater is now formed in an oxide trench using a damascene process. The $W_{\mathrm{h}}$ can now be reduced to 0.5 $\mu \mathrm{m}$, the lithographic limit of the stepper used in this work, while maintaining the same $L_{\mathrm{pcm}}$. The ON- and OFF-state transmission of this device implemented in a series coplanar waveguide (CPW) SPST circuit is shown in Figure 4.9(a), measured from 0-65 GHz (thru-line subtracted for insertion loss data). The insertion loss measured less than 0.13 dB across the entire band. The extracted parameters of the SPST are shown in Figure $4.9(\mathrm{~b})$ (limited to 20 GHz ), resulting in a nominal $R_{\mathrm{on}}, C_{\mathrm{off}}$, and $F_{\mathrm{co}}$ of $1.22 \Omega, 12.31 \mathrm{fF}$, and 10.6 THz , respectively. The reliability and RF performance of an SPDT up to 30,000 cycles is shown in [47]. The reliability of a single switch
in this process up to 100,000 cycles $(200,000$ pulses) is pictured in Figure 4.10. The device was still fully functional at the end of the test, which was terminated due to test stand availability. As with the other measurements reported for IPCS devices, the pads are not de-embedded for this measurement, and the data represents the IPCS device with the entire CPW structure.


Figure 4.9 (a) ON- and OFF-state transmission of the baseline Gen3 baseline device (b) Extracted $R_{\mathrm{on}}$, $C_{\text {off }}$, and $F_{\text {co }}$ of the baseline Gen3 baseline device (c) plot comparing the $V_{\mathrm{th}}$ vs. the $F_{\mathrm{co}}$ for all three process generations (d) optical photo of the series SPST used for the RF data shown in (a)-(c)


Figure 4.10 Device resistance vs. pulse number for a $10 \mu \mathrm{~m}$ wide switch made in the Gen3 process up to 200,000 pulses. The device was fully functional at the conclusion of the cycling test, highlighting the need for more advanced testing procedures to decrease the test time to observe device failure

The SPST is measured with the heater actuation probes physically disconnected from the pulse generator in order to obtain accurate measurements of the $R_{\text {on }}$ and $C_{\text {off }}$ [12], [47]. Figure 4.9(c) shows a plot of the $V_{\mathrm{th}} \mathrm{Vs} . F_{\mathrm{co}}$ for all three process generations of IPCS devices. A clear trade-off between $F_{\mathrm{co}}$ and $V_{\mathrm{th}}$ is observed, and a clear improvement in $V_{\mathrm{th}}$ is seen in all devices using a tungsten microheater. The fabricated series-SPST measured in Figure 4.9(a)-(c) is pictured in Figure 4.9(d), and a summary of the different process generations is given in Figure 4.11.

$\left[\right.$| SUMMARY OF IPCS PROCESS GENERATIONS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PROCESS | HEATER | HEATER | SIN | GETE |
|  | MATERIAL | FORMATION | BARRIER |  |
| Gen1 | NiCrSi | Lift-Off | 60 nm | 135 nm |
| Gen1A | NiCrSi | Lift-Off | 30 nm | 75 nm |
| Gen2 | W | Etch | 60 nm | 110 nm |
| Gen3 | Ti/TiN/W | CMP | 60 nm | 110 nm |$]$ process generations 4.11 summary of IPCS

### 4.7 Correlating RF Power Handling to $V_{\text {th }}$

Having characterized the $V_{\text {th }}$ of IPCS devices and incorporated W microheaters in a reproducible and reliable process, it is now possible to examine the relationship between $V_{\mathrm{th}}$ and
$P_{\text {RF,max, OfF. }}$ Switches fabricated using the Gen3 process were fabricated on 6 ", $>10 \mathrm{k} \Omega-\mathrm{cm} \mathrm{Si}$ wafers with a nominal $L_{\mathrm{pcm}}$ of $0.9 \mu \mathrm{~m}, W_{\mathrm{pcm}}$ of $10 \mu \mathrm{~m}$, and $W_{\mathrm{h}}$ of either $0.5 \mu \mathrm{~m}$ or $0.7 \mu \mathrm{~m}$. Nine 2-port shunt SPST switches (inset of Figure 4.12(a)) were set to the OFF-state with varied $V_{\text {th }}$ between 1-7.25 V. A power handling test was then performed as described in Section 2.4.2.4. The measured $P_{\mathrm{RF}, \text { max, OfF }}$ for each switch is plotted against the corresponding measured $V_{\mathrm{th}}$ in Figure 4.12(a). There is a good correlation between the measured $V_{\mathrm{th}}$ and the measured $P_{\mathrm{RF}, \text { max }, \text { OFF }}$, indicating at these RF frequencies that $V_{\mathrm{th}}$ is a good predictor of $P_{\mathrm{RF}, \text { max,OFF }}$ for IPCS devices.

To understand this correlation more deeply, we express this maximum RF power, $P_{\mathrm{RF}, \text { max, } \mathrm{OFF}}$, as a breakdown voltage, $V_{\mathrm{br}, \mathrm{RF}}$. This is meaningful because the switch does not carry $P_{\mathrm{RF}, \text { max, OFF }}$, through it in the OFF-state shunt configuration. Rather, the switch is exposed to the


Figure 4.12 (a) plot of measured $P_{\mathrm{RF}, \text { max, } \mathrm{OFF}}$ vs. measured $V_{\mathrm{th}}$ for the same device. The inset shows the shunt switch used for the measurements. (b) plot showing the correlation between $V_{\mathrm{br}, \mathrm{RF}}$ and $V_{\mathrm{th}}$, where peak and averaged values of $V_{\mathrm{br}, \mathrm{RF}}$ are used to gain insight into the physical mechanism of threshold switching
same voltage as a $50 \Omega$ load absorbing a time averaged power level of $P_{\mathrm{RF}, \text { max, OFF. }}$ Since the instantaneous voltage is time varying we examine the peak RF voltage
$\left(V_{\text {peak }}=(1 / 2) \cdot \sqrt{8 R_{0} P_{\mathrm{RF}, \text { max }, \mathrm{OFF}}}\right)$ and the average RF voltage $\left(V_{\text {ave }}=(1 / \pi) \cdot \sqrt{8 R_{0} P_{\mathrm{RF}, \text { max }, \mathrm{OFF}}}\right)$ of
the time varying RF waveform. Both are plotted versus the $V_{\text {th }}$ in Figure 4.12(b).
Insight can be gained by examining the slope of these curves and comparing to a slope of unity (also shown in the figure). While the correlation is good (as expected form the power), neither of the slopes in unity, and this reveals aspects of the breakdown mechanism. The peak RF voltage is larger than the corresponding DC value of $V_{\mathrm{th}}$ (slope greater than unity). This is consistent with previous observations of time-dependence in the threshold event [30], [73], where $V_{\text {th }}$ is dependent on the duration of the applied field. $V_{\text {ave }}$, on the other hand, is relevant if the breakdown event could accumulate over multiple RF cycles and could accumulate even as the voltage is switching sign. This might be appropriate in the case for breakdown events that are initiated by carrier accumulation effect, which has been suggested as a source of threshold switching in chalcogenides [74]. The extracted $V_{\text {ave }}$ slope of 0.8 suggests a modest non-linearity where higher voltages count for more than lower ones in the averaging of the threshold event.

Ultimately, it remains an open question whether the breakdown occurs in a single RF cycle or as an average of multiple cycles. Unfortunately, due to the test setup and long duration (1 s) of each application of RF signal in this work, it is difficult to determine (i) when the threshold event occurred during the application of the RF signal (ii) if the threshold event occurs rapidly during a single RF signal half-cycle, or if it is dependent on the cumulative exposure to the electric field over many cycles of the RF signal, and (iii) how the threshold event depends on the RF signal frequency. While the IPCS device and OFF-state RF power handling tests may provide a new avenue for researching the temporal evolution of threshold switching in amorphous chalcogenides with rapidly changing fields, the limitations in the test setup prevent any conclusions on threshold switching mechanism based on this work.

The newly established $P_{\mathrm{RF}, \text { max }, \text { OFF }}-V_{\mathrm{th}}$ relationship does provide valuable insight into the
design trade-space for IPCS devices. For example, a target $P_{\text {RF,max,OFF }}$ of $30 \mathrm{dBm}(1 \mathrm{~W})$ for a single device would dictate a $V_{\mathrm{th}}$ between $7-8 \mathrm{~V}$. Using the extracted $F_{\mathrm{th}}$ of $12.6 \mathrm{~V} / \mu \mathrm{m}$, this would imply a minimum $L_{\alpha}$ between 540 nm and 615 nm . This number provides the primary constraint to balance $L_{\mathrm{pcm}} W_{\mathrm{pcm}}, W_{\mathrm{h}}$, and material thicknesses for maximum RF performance at a given $P_{\text {RF, max, OFF }}$ requirement. It also allows further trades to be made in improving the RF performance for applications that don't have high voltage or power handling requirements. A second noteworthy result is the high $P_{\mathrm{RF}, \text { max, OFF }}$ observed ( 29 dBm ) in the test for devices using both an $L_{\mathrm{pcm}}$ and $W_{\mathrm{h}}$ less than $1 \mu \mathrm{~m}$. This result represents a significant achievement in widening the application space of this technology, as now both receive and transmit applications can be considered with this high $F_{\text {co }}$ and power handling capabilities.

### 4.8 Conclusion

$V_{\text {th }}$ dependence on pulsing parameters and layout has been characterized, with the $F_{\text {th }}$ of GeTe (12.6 V/ $\mu \mathrm{m}$ ) being extracted from direct STEM observation of the amorphous region. $V_{\mathrm{th}}$ and $F_{\text {co }}$ improvements have been demonstrated by incorporating W microheaters. A fundamental trade-off between $V_{\mathrm{th}}$ and $F_{\mathrm{co}}$ has been observed in all 3 process generations. Devices built in the $3^{\text {rd }}$ generation process show an $R_{\mathrm{on}}, C_{\mathrm{off}}$, and $F_{\mathrm{co}}$ of $1.22 \Omega, 12.31 \mathrm{fF}$, and 10.6 THz , respectively. A series CPW SPST switch was built using these devices, and measured less than 0.13 dB insertion loss from 0-65 GHz. These switches show an average $V_{\mathrm{th}}$ of 6 V , which translates to a $P_{\mathrm{RF}, \max , \mathrm{OFF}}$ of 28.5 dBm . Finally, a direct correlation between the maximum RF power handling capabilities and the DC $V_{\mathrm{th}}$ of IPCS devices has been established, with a maximum measured $P_{\mathrm{RF}, \text { max }, \text { OFF }}$ of 29 dBm for devices with submicron layout dimensions.

# 5 Heterogeneous and Monolithic Integration of Inline Phase-Change Switches for Reconfigurable RF Systems 

### 5.1 Abstract

Passive RF circuits have been built with inline phase-change switches to compare their frequency performance to state-of-the-art technologies, as well as to demonstrate fine-grain reconfigurability in RF circuits. Simulations of 8-port omni-directional IPCS switches used in a reconfigurable transceiver demonstrates less than 2 dB degradation in gain and 1 dB in noise figure when reconfiguring a single chip for 4 different receiver chain frequencies (S-band, Xband, Iridium, and CDL-Ku), demonstrating the feasibility of IPCS devices for low-power, broadband reconfigurable RF systems. Omni-directional GeTe inline phase-change switches were then fabricated and heterogeneously integrated with commercial SiGe BiCMOS technology to create a reconfigurable receiver. The reconfigurable receiver required integrating thirteen (13) 8-port and two (2) 4-port omni-directional switch circuits with a commercial SiGe IC, requiring very stable and repeatable performance from the 112 integrated GeTe IPCS devices. Insertion loss, isolation, and cycling data will be presented, as well as performance issues encountered during the heterogeneous integration process. A new monolithic integration scheme is then discussed that is independent of the substrate and semiconductor technology used. In order to experimentally demonstrate this concept, IPCS devices were fabricated on top of an AlN heat spreading layer deposited on a thick $\mathrm{SiO}_{2}$ layer. The thick $\mathrm{SiO}_{2}$ emulates the inter-layer dielectric (ILD) thermal properties that prevent direct integration of IPCS devices at the end of a back-end-of-line (BEOL) CMOS process. The AIN acts as a heat spreading layer, enabling the proper thermal quench rate despite the low thermal conductivity of the oxide underneath. Multiple AlN thicknesses were examined and shown to properly quench the device. Use of this heat spreading
layer experimentally demonstrates a substrate agnostic monolithic integration (SAMI) scheme, where IPCS devices can be integrated at the end of any microfabrication process-regardless of the substrate or materials underneath. This is attractive for many CMOS applications where wafer real estate is expensive, or in III-V applications where the wafer thermal properties are poor and vary among different technologies. This integration enables the monolithic fabrication of GeTe IPCS devices on any semiconductor technology, allowing low-loss, low-power, broadband reconfigurable RF systems and SoCs to be realized in any semiconductor or RF technology.

### 5.2 Introduction

Implementing any reconfigurable analog SoC requires a fabric of interconnect metallization layers and low-loss switches to fully take advantage of the reconfiguration, regardless of the technology in which it is implemented. With the IPCS device performance exceeding 12 THz and possessing potential for significant future performance gains, significant interest in their implementation for reconfigurable RF systems has developed [12], [43]-[45], [75]. Simulations of reconfigurable, passive RF circuits based on IPCS devices demonstrate significant system benefits when implemented in a frequency agile reconfigurable transceiver, opening the possibility for unique, low power, flexible RF systems based on this switch.

Complicating the issue for GeTe IPCS devices is that they are currently fabricated on separate chips that require micro-bumping ( $\mu$-bumping) to an active semiconductor chip that contains the active RF elements. Despite the impressive RF performance, the heterogeneous integration adds interconnect routing on both the base CMOS/SiGe/base chip and the IPCS chip which increases the overall loss of the system. The heterogeneous integration also adds considerable manufacturing complexity, as multiple IPCS chips need to be bonded to a single
base chip, which can significantly increase cost and cycle time, as opposed to a monolithic or wafer-level solution. Due to the low-cost nature and high compatibility of the IPCS process with standard CMOS/SiGe processes, a back-end-of-line (BEOL), substrate agnostic monolithic integration (SAMI) solution has been developed that allows the addition of IPCS devices to be implemented on the back-end of any semiconductor technology.

5.3 Simulations of IPCS-based Reconfigurable Systems

Using omni-directional switches provides the greatest flexibility for interconnecting components in a reconfigurable system [63]. However, building systems with omni-directional switches has not been practical because of the high losses associated with conventional solidstate switch technologies. These technologies are limited to switch cutoff frequencies of below 2 THz , which would result in a minimum loss of 1.5-2 dB for a single 8-port omnidirectional switch up to 20 GHz (Figure 5.1). Figure 5.1 shows the simulated insertion loss of an 8-port omnidirectional switch with a range of cutoff frequencies (all simulations done by Pavel Borodulin). The circuit model from Figure 2.10 is implanted in each of the 8 switches depicted in Figure 5.1. A constant capacitance of 10 fF is used for each $F_{c o}$ in the simulation, where the $R_{c h}$ is adjusted to simulate the correct $F_{c o}$ to show the effect of the decreased $F_{c o}$ on the insertion loss. While coarse and not perfectly accurate to transfer to other switching technologies (due to
the intricacies of the circuit model for different switch technologies and the simplification of the $F_{c o}$ model), this simulation is useful in demonstrating the effect lower $F_{c o}$ switches have on higher throw count switching circuits. Reconfigurable system architectures utilizing 1-2 THz switches (as is currently SoA) are forced to use system-level reconfigurability in order to limit the system degradation due to switching losses. This system-level reconfigurability is shown in Figure 5.2(a), where four example systems are built as standalone entities and single-pole multithrow switches are added to toggle between the different systems. This solution does not allow for the ability to share common components or to swap out a single failed component without having to swap out an entire system.


A much greater degree of flexibility is afforded by the architecture shown in Figure
5.2(b). Here, omni-directional 8-port switches are inserted between sets of components that fall into a common category (i.e. LNAs, mixers, filters, etc.). Component banks can be created consisting of components that are different in terms of the operating frequency band, gain, power output, efficiency or TOI and chained together to dynamically restructure the system to some optimum for the particular situation or system need. The component banks can also contain duplicates to allow the system to heal itself in the event that a component breaks. For this type of component-level reconfigurability to be attainable, where 10-15 8-ports (and hence 100+ individual switches) would be needed in a single receive or transmit chain, high $F_{c o}$ switches
with zero or limited prime power consumption are required. Using the IPCS devices in an 8-port omnidirectional switch could reduce the loss by up to 2.4 dB per 8-port (Figure 5.1). To demonstrate the ability to do component-level reconfiguration with a high performance switch, a reconfigurable transceiver was built utilizing inline phase-change switches. The transceiver architecture was designed by Pavel Borodulin, and the RF circuitry was designed by Ryan Walsh. The transceiver supports at least the four systems shown in Figure 5.2, namely an S-band radar ( 5 GHz ), an Iridium uplink/downlink ( 1.6 GHz ), an X-band radar (10 GHz) and a Ku-band common data link (CDL) (18 GHz). Figure 5.3 shows the performance analysis (gain, OTOI, and noise figure) of the reconfigurable transceiver as a function of generic switch performance for 4 different frequency bands and functions (analysis performed by Fred Kuss and Pavel Borodulin). Each system utilizes the component-level reconfiguration architecture shown in Figure 5.2(b), where twelve (12) 8-port switches are inserted in the chain to allow for component-level reconfiguration on a single board. This totals 24 ON-state and 72 OFF-state switches in a single chain ( 96 total individual switches). For the four particular systems shown in Figure 5.2, most of the system performance is recovered when using switches having cutoff frequencies of 30 THz or above (Figure 5.3). All four systems of interest degrade by less than 2 dB in gain and less than 1 dB in noise figure and OTOI when compared to a system using ideal lossless switches.

These system level simulations show that reconfigurable RF systems are possible with an RF switch that has high enough $F_{c o}$. Inline phase-change switches certainly can meet this requirement, and have enough performance in their current state to create very unique and adaptable RF systems. In order to demonstrate a prototype reconfigurable RF system, 4 and 8
port omni-directional switch circuits were fabricated and heterogeneously integrated with a commercial SiGe BiCMOS chip (with the active RF circuitry).


Figure 5.3 simulated receiver performance for a) Iridium receive chain b) S-band receive chain c) X-band receive chain d) CDL-Ku receive chain as a function of generic switch cutoff frequency

### 5.4 IPCS-Based Reconfigurable Transceiver

### 5.4.1 Fabrication and Heterogeneous Integration

Figure 5.4(a) shows a schematic cross-section cartoon of the integrated IPCS devices on the SiGe BiCMOS chip. A modified Gen2 process is used for these prototypes, where $50 \mu \mathrm{~m}$ tall $\mu$-bumps are plated at the end of the Gen2 process to allow for dense flip chip interconnections with the SiGe BiCMOS chip. Significant effort was taken to fabricate the $\mu$-bumps uniformly, as there are $96 \mu$-bumps per 8-port omnidirectional switch and a single missing bond due to a nonuniform $\mu$-bump could result in the entire system failing (and only a manual optical inspection can screen out questionable parts prior to bonding). The IPCS chip is then flipped and bonded to
the BiCMOS chip that has all the active circuitry (amplifiers, mixers, vector modulators, filters, etc.). The SiGe BiCMOS integrated circuit was fabricated in TowerJazz's SBC18H3 process to provide the high levels of circuit density and integration needed for the RF circuitry [76]. The FETs from the SiGe BiCMOS process are also used for the pulser circuitry required to individually actuate the IPCS devices, which took less than 7 V to be actuated once integrated. Figure 5.4(b)-(d) shows a SEM image of an 8-port omni-directional IPCS switch circuit. Figure 5.5 shows the port-to-port resistance of an 8 -port circuit as the input switch is being toggled, up to 1,000 pulses ( 500 cycles).


Figure 5.4 a) Schematic cross section of the IPCS chiplets bump-bonded to the base SiGe BiCMOS chip b) SEM image of the 8-port omni-directional IPCS circuit c) zoom in of the center region, showing the 8 IPCS devices d) zoom in of a single 3-finger IPCS device wired in parallel


### 5.4.2 Limitations of the Packaged Reconfigurable Transceiver

Three different IPCS-based reconfigurable receivers were fabricated through the 3D integration of SiGe BiCMOS chips with multiple IPCS chiplets. Figure 5.6(a) shows the SiGe BiCMOS chip mounted and wirebonded in a commercial QFN (quad flat no leads) package, with no IPCS 8-ports bonded to it, as a test vehicle. The first prototype used IPCS devices manufactured on low-resistivity Si and bonded to the base chip without being thinned, pictured in Figure 5.6(b) (in a QFN package with wirebonds). The IPCS chiplets are passive multi-port (4- or 8-way) omnidirectional RF switches. The particular prototype shown in Figure 5.6(b)-(d) is a reconfigurable receiver, containing 5 amplifiers, 2 IF down converters, 1 baseband down converter, 2 vector modulators and 7 band-pass filters with frequency coverage from 0.1 to 18 GHz . The SiGe BiCMOS chip is 9 mm on a side, while the 4 - and 8-port switch chiplets are 1.3 and 1.7 mm , respectively. The second prototype used IPCS devices manufactured on highresistivity Si and bonded to the base chip after being thinned (Figure 5.6(c)). The third prototype used IPCS devices manufactured on semi-insulating SiC and bonded to the base chip after being thinned (Figure 5.6(d)). The different prototypes had better performance with better RF quality
substrates, due to the number of switches and length of routing on each switch chiplet. Thirteen (13) 8- port and two (2) 4-port IPCS chiplets allow for a large number of arbitrary ways to configure the electrical paths between components in response to digital commands. Not including any active RF components, there are greater than 800 possible unique paths to connect the RF input to the RF output, while passing through a minimum of 4 switch chiplets or a maximum of 12 . Two possible configurations that would result in a full receiver system (RF-tobaseband) are shown in Figure 5.7 (a) and (b) (figure and system schematic created and provided by Pavel Borodulin).

Basic functionality of the RF-FPGA chip pictured in Figure 5.6 has been demonstrated, such as the ability to toggle individual switches ON and OFF using commands supplied via the SiGe BiCMOS chip's digital logic circuits, and the successful configuration of different receiver systems (in the frequency domain) resulting in different gains. Unfortunately, there was too much loss associated with the receiver to produce gain out of the X and Ku band systems. The loss was found to be a combination of transmission line losses from the routing on the BiCMOS chip, very long transmission line paths due to non-optimal component placement (up to 61 mm of transmission line runs in some cases), return/mismatch losses from the IPCS chiplets due to the large number of OFF-ports on each circuit, and transmission line losses on the IPCS circuits themselves due to substrate losses and ohmic losses of the $\mu$-bumps.


Figure 5.6 a) Stitched optical microscope image of the SiGe base chip mounted and wirebonded in a QFN with no IPCS chiplets (b) optical image of the first (unthinned lossy Si substrate) (c) the second (thinned higher-res Si substrate) and (d) the third (semi-insulating SiC substrates) fully reconfigurable receiver prototype, with the IPCS chiplets bonded to the SiGe BiCMOS chip, mounted and wirebonded in a QFN. The frontside circuits in (d) are optically visible through the backside due to the transparent nature of the semi-insulating SiC substrate


While the current demonstration suffices for proof of concept, it also comes with undesirable limitations that can easily be overcome with the size and performance advantages offered by a fully monolithic integration. In the current approach, flip-chip integration imposes minimum size constraints on the switch chiplet due to mechanical constraints (handling and structural integrity) and due to a relatively large electrical interconnect section (per switch) that is required to achieve good electrical match and isolation within the integrated SiGe BiCMOS/PCS assembly. When compared to a monolithic approach (pictured in Figure 5.8) that would create phase-change switch devices monolithically in the BiCMOS process, fewer high
throw-count switches would need to be used due to the availability of any switch in any area. Monolithic integration would also negate the need for a larger switch chip area, resulting in dramatically less transmission line losses associated with simply wiring up the phase-change switches, and give the designer more flexibility on component placement and negate the need for long, cross-chip lossy transmission lines in order to piece together complementary components. Finally (and perhaps most importantly), monolithic integration would allow for the heaters to be contacted from below (i.e. a different height-plane than the transmission line) and eliminate the parasitic capacitance to the heater contact pads, which is a significant capacitance contribution limiting the performance of the phase-change switch in either grounded or floating configurations [52].

### 5.5 Substrate Agnostic Monolithic Integration of Inline Phase-Change Switches

While IPCS devices can be heterogeneously integrated with active RF circuitry (in either CMOS or SiGe BiCMOS process) to create reconfigurable circuits and systems [43]-[45], [52], the routing losses associated with the heterogeneous integration can negate much of the benefit in using the low-loss IPCS devices [43], as described in the previous section. In principle, monolithic integration can solve this problem by significantly reducing parasitic losses of the switching network [43]. The low deposition temperature ( $\sim 250^{\circ} \mathrm{C}$ [54]) and high tolerance to crystalline defects allows PCMs to be fabricated in any traditional semiconductor process, compatible with the $400^{\circ} \mathrm{C}$ limit of Cu -BEOL CMOS fabrication processes [32]. Digital memory architectures using PCMs take advantage of this quality by integrating PCMs at the end of a BEOL process to avoid consuming expensive/desirable silicon wafer real-estate and metallization levels [32].

The special monolithic integration challenge for IPCS devices relative to their digital
memory PCM counterparts is dissipating the significant increase in thermal energy required to melt and quench the device into the OFF-state. In order to quench any chalcogenide in the amorphous state, the heat required to melt the PCM needs to be dissipated quickly enough to avoid recrystallization during cooling [31], [77]. Modern dash-confined PCM cells only melt and quench a volume less than 20 nm on each side ( $7.5 \mathrm{~nm} \times 17 \mathrm{~nm} \times 17 \mathrm{~nm}$, or $2 \times 10^{-6} \mu \mathrm{~m}^{3}$ ) [78], [79]. In contrast, 1-2 $\Omega$ ON-resistance IPCS devices must melt and quench a volume that is 300 nm in length, 110 nm thick, and $30 \mu \mathrm{~m}$ wide $\left(0.99 \mu \mathrm{~m}^{3}\right)$ [69]. This $\sim 10^{6}$ increase in

melt/quench volume (and hence heat) in IPCS devices places severe restrictions on the thermal design in order to successfully quench the device into the OFF-state. In dedicated IPCS fabrication processes, this is done by balancing the materials and thicknesses (thermal resistances and capacitances) in relation to a large thermal ground-the substrate [40], [54]. However, monolithically integrating IPCS devices at the end of a BEOL CMOS process poses a unique problem. Typical interlayer dielectrics (ILD) are on the order of microns in thickness [32], and
the thermal conductivity $\left(\kappa_{\mathrm{th}}\right)$ of these films is typically low $(0.5-1 \mathrm{~W} / \mathrm{m} \cdot \mathrm{K}$ [80]). Thus the thermal resistance to ground (and associated thermal time constant, $\tau_{\mathrm{th}}$ ) will be large and render the switch inoperable.

In this section, the experimental demonstration of a CMOS-compatible substrate-agnostic monolithic integration process for IPCS devices is presented, as first described in [43]. This is accomplished by introducing a BEOL-compatible heat spreading dielectric layer (AlN) on top of the thick oxide, which acts as a heat sink to successfully quench IPCS devices in the OFF-state. This heat spreading layer enables their monolithic integration on any substrate, regardless of materials used.

### 5.5.1 Thermal Design

The IPCS device cross-section and plan-view is depicted in Figure 5.9(a) and (b), and the corresponding thermal circuit schematic is shown in Figure 5.9(c). The amorphization process can be understood as having two primary components: (1) the melting of the PCM (GeTe) as the charging of thermal capacitor $C_{\mathrm{pcm}}$ and (2) the quenching of the PCM as the discharging of $C_{\mathrm{pcm}}$.


Figure 5.10 (a) MPA and $V_{\text {th }}$ as a function of $t_{\text {ins }}$. Larger $t_{\text {ins }}$ results in an increased thermal efficiency (reduced MPA) but also a larger $\tau_{\mathrm{th}}\left(\right.$ reduced $V_{\mathrm{th}}$ ) (b) Pulse power vs. OFF/ON ratio (MPA test) grouped by $t_{\text {ins. }}$. For $t_{\text {ins }}$ larger than $\sim 120 \mathrm{~nm}$, the OFF-state could not be realized. In order to successfully quench the device in the OFF-state, the charged $C_{\mathrm{pcm}}$ (molten GeTe) needs to be discharged (cooled) fast enough to prevent the two crystal growth fronts originating
from the crystalline/supercooled-liquid interface from meeting in the center of the device [69], [81].

By increasing $\tau_{\mathrm{th}}$ with thicker or less thermally conductive layers, it is possible to prevent the IPCS device from turning OFF (amorphizing) entirely. Due to the low thermal conductivity of the passivation ( $R_{\text {pass }}$ ) and the air above ( $R_{\text {air }}$ ), the dielectric between the heater and the substrate $\left(\mathrm{SiO}_{2}\right.$ substrate insulator in Figure 5.9(a)) becomes the critical parameter in balancing the thermal efficiency of the pulse versus the quench speed of the device. This effect is shown in Figure 5.10(a), where the measured minimum power to amorphize (MPA) (defined and explained in detail in [82]) and threshold voltage ( $V_{\text {th }}$ ) of identical layout devices decrease as a function of substrate insulator thickness $\left(t_{\mathrm{ins}}\right)$. Wafers were fabricated with the Gen1 process, described in detail in [40] and [13], with $t_{\text {ins }}$ varying between 20-180 nm. No other layer thicknesses were modified. The fabricated dimensions and ON-resistance for devices in Figure 5.10 were $0.9 \mu \mathrm{~m} L_{\mathrm{pcm}}, 1.3 \mu \mathrm{~m} W_{\mathrm{h}}, 10 \mu \mathrm{~m} W_{\mathrm{pcm}}$, and 5-6 $\Omega$, respectively. The MPA decreases with increasing $t_{\mathrm{ins}}$, as more of the pulse power is delivered to $C_{\mathrm{pcm}}$ instead of being shunted to the substrate. The $V_{\mathrm{th}}$ decreases with $t_{\mathrm{ins}}$ as the larger $\tau_{\mathrm{th}}$ allows the crystal growth fronts to propagate further, decreasing the length of the amorphous region [82]. Figure 5.10(b) shows the MPA test for the devices shown in Figure 5.10(a), where the pulse power is increased until a $10^{4}$ change is seen in

device resistance [50]. For $t_{\mathrm{ins}}$ larger than 120 nm , the $\tau_{\mathrm{th}}$ is large enough that the OFF-state cannot be achieved.

In order to quench the device in the OFF-state for $t_{\text {ins }}$ larger than 120 nm (as would be the case in a BEOL integration), a heat spreading layer is introduced above the oxide (Figure 5.11). The goal of the heat spreading layer is to act as a pseudo thermal ground, meaning it will absorb the heat from the molten GeTe in a manner sufficient to quench the GeTe in the OFF-state, without the heat actually dissipating into the substrate. For the heat spreader to work correctly, the new thermal time constant to discharge $C_{\mathrm{pcm}}$ must be as close to the baseline process as possible. This requirement most directly translates to a high thermal conductivity for the heat spreading layer, with a thickness (thermal capacitance) large enough to temporarily store all the energy from the melt. In addition, the deposition of the heat spreading layer must be compatible with the $400^{\circ} \mathrm{C}$ temperature limit of BEOL CMOS processes [32]. Sputtered aluminum nitride (AIN) can meet these requirements, as it can be deposited below $400^{\circ} \mathrm{C}$ with thermal conductivities between $10-50 \mathrm{~W} / \mathrm{m} \cdot \mathrm{K}$ depending on the thickness [53]. 2-D thermal simulations of the integrations depicted in Figure 5.9(a) (baseline), Figure 5.11(a) (BEOL thick ILD with no heat spreader), and Figure 5.11(b) (BEOL thick ILD with heat spreader) are shown in Figure
5.11(c). Details on the simulation methodology can be found in [50]. For these simulations, an ILD thermal conductivity of $1.1 \mathrm{~W} / \mathrm{m} \cdot \mathrm{K}$ was used at a thickness of $1 \mu \mathrm{~m}$, and an AlN conductivity of $50 \mathrm{~W} / \mathrm{m} \cdot \mathrm{K}$ was used at a thickness of $2 \mu \mathrm{~m}$, with a 60 nm SiO 2 capping layer. The pulse width is kept constant for each simulation ( 100 ns ), but the pulse power in the heater is adjusted to raise the GeTe to the same temperature in each integration in order to evaluate the quench speed from a common temperature $\left(0.48 \mathrm{~W} / \mu \mathrm{m}^{3}\right.$ for baseline, $0.28 \mathrm{~W} / \mu \mathrm{m}^{3}$ for thick ILD, and $0.285 \mathrm{~W} / \mu \mathrm{m}^{3}$ for heat spreader with thick ILD). The thermal simulations in Figure 5.11(c) show it is possible to sufficiently match the baseline quench rate using an AlN heat spreader.

### 5.5.2 Device Fabrication and Results

To experimentally demonstrate the modeled results, high-resistivity Si wafers were thermally oxidized with a 250 nm thick $\mathrm{SiO}_{2}$ layer-thick enough that IPCS devices cannot be quenched to the OFF-state. AlN was then sputtered deposited as described in [53], with thickness ranging from $0.5 \mu \mathrm{~m}$ to $4 \mu \mathrm{~m}$. For each AlN thickness, additional wafers with a 30 nm PECVD $\mathrm{SiO}_{2}$ capping layer following AlN deposition were included in the experiments. The fabrication then followed a modified Gen 2 process [82]. Briefly, a 50 nm thick etched-W microheater was patterned, followed by deposition of a 60 nm PECVD SiN barrier and dry-etched heater contact vias. Instead of a room-temperature sputter lift-off GeTe pattern process, a heated sputter deposition of 110 nm GeTe was patterned with an RIE using $\mathrm{CHF}_{3}$ and $\mathrm{O}_{2}$. A $0.25 \mu \mathrm{~m}$ thick evaporated $\mathrm{Ti} / \mathrm{Au}$ ohmic contact was then patterned with lift-off, finishing with a 160 nm PECVD SiN passivation layer with dry-etched contact vias.

Figure 5.12(a) shows an MPA test undertaken for identical layout devices with no heat spreader, $3 \mu \mathrm{~m}$ AlN, and $4 \mu \mathrm{~m}$ AlN variants, compared to the baseline process. The measured devices had dimensions of $2.5 \mu \mathrm{~m} L_{\mathrm{pcm}}, 1.3 \mu \mathrm{~m} W_{\mathrm{h}}$, and $10 \mu \mathrm{~m} W_{\mathrm{pcm}}$, pictured in the inset of


Figure 5.12. The devices had a resistance of 15-16 $\Omega$ due to the larger $L_{\mathrm{pcm}}(3 \mathrm{x})$ compared to the devices in Figure 5.10, which was done to remove or limit any quenching effect of the ohmic metal [50]. Without the heat spreader, a minor resistance change can be achieved, but not the full $10^{4}$ resistance ratio transition to the OFF-state. Both the $3 \mu \mathrm{~m}$ and $4 \mu \mathrm{~m}$ AlN thicknesses (no $\mathrm{SiO}_{2}$ cap) could successfully achieve the OFF-state, with a larger MPA than the baseline process. This is indicative of the lower $\tau_{\mathrm{th}}$, due to the high $\kappa_{\mathrm{th}}$ of the AlN. The larger MPA for $4 \mu \mathrm{~m}$ compared to the $3 \mu \mathrm{~m}$ film is indicative of the increased AlN thermal conductivity as a function of thickness [53]. Figure 5.12(a) also shows the successful amorphization of the 3 and $4 \mu \mathrm{~m}$ AlN heat spreader devices with 30 nm SiO 2 cap. The MPA in this case was lower than baseline devices, demonstrating that the thermal resistance can be tuned using the AIN heat spreader to match the baseline MPA. AlN heat spreader thicknesses below $3 \mu \mathrm{~m}$ could not be successfully switched OFF, but it is unclear whether this a thermal limitation or due to the W microheater delaminating from the AlN surface. More work is needed to optimize the fabrication process and determine the optimal AlN thickness to match the baseline process reliability and performance
levels.

Figure 5.12(b) shows cycling data up to 100 pulses for a device on $3 \mu \mathrm{~m}$ AlN. The devices typically did not have the reliability of the Gen2 process ( $<500$ pulses before failure), but it is unclear whether this is a thermal limitation, or a processing limitation due to the AlN-W adhesion or the roughness of the AlN. The inset of Figure 5.12(b) shows a SEM of the device cycled 100 times, where the roughness in the AIN is translated directly to the heater and overlying materials.

### 5.6 Conclusion

The low-loss and non-volatile nature of the IPCS technology enables highly reconfigurable, broad band, and high frequency RF systems. Three different prototypes were created using the heterogeneous integration of IPCS devices and commercial SiGe BiCMOS circuitry. While the prototypes demonstrated the usefulness and advantages of IPCS devices used as a low-loss switching network, the losses contributed by the heterogeneous integration negate a large portion of the benefit in these systems. The substrate agnostic monolithic integration of phase-change switches allows for the highly reconfigurable architecture to be deployed in any semiconductor technology. IPCS devices were fabricated on 3 and $4 \mu \mathrm{~m}$ AlN heat spreading layers to demonstrate this integration, and could be successfully quenched despite having a thick $\mathrm{SiO}_{2}$ layer between the device and the substrate. The successful operation of IPCS devices integrated with thick oxide and heat spreader experimentally demonstrate a CMOScompatible monolithic integration process, which can be applied to any substrate or underlying material.

## 6 Conclusions and Outlook

### 6.1 Conclusions

This thesis detailed the demonstration, performance, and integration of 4-terminal, indirectly heated phase-change switches for reconfigurable RF systems. The first demonstration of device functionality outperformed SOA FET-based RF switches in terms of frequency performance (1.1 THz $F_{c o}$ ), and was improved by over an order of magnitude over the course of this research ( $12.5 \mathrm{THz} F_{c o}$ ). The improvements were made by improving the fabrication in order to accommodate thicker materials while still being able to quench the device into the OFFstate, and by scaling the dimensions for lower resistances and capacitances. Using a standard IIIV MMIC process flow, multiple circuits were fabricated including an SPDT that showed the lowest insertion loss among competing solid-state or MEMS technologies.

The investigations into power handling resulted in an extracted threshold field of 12.6 $\mathrm{V} / \mu \mathrm{m}$ in $50: 50 \mathrm{GeTe}$, an improvement in OFF-state power handling from 18 dBm to 29 dBm , and a switch with a simultaneous $R_{o n}, C_{o f f}, F_{c o}, V_{t h}, P_{\text {RFmax, off }}$, and reliability of $1.2 \Omega, 12.3 \mathrm{fF}$, $10.6 \mathrm{THz}, 6 \mathrm{~V}, 28 \mathrm{dBm}$, and $>500,000$ cycles, respectively. The dependence of $V_{t h}$ on pulsing parameters and layout was investigated, with a fundamental trade-off between $F_{c o}$ and $V_{t h}$ being identified. A change from NiCrSi to W was made for the Gen2 and Gen3 devices, which drastically increased the reliability, $V_{t h}$, and power handling of the switches. A correlation between the DC $V_{t h}$ and the RF power handling was demonstrated, identifying the fundamental mechanism for power handling limitations.

Three different reconfigurable RF system prototypes were created and demonstrated using heterogeneous integration of these phase-change switches. The heterogeneous integration combined the high performance phase-change switches with a commercial SiGe BiCMOS

MMIC to create a reconfigurable RF system. Problems with the RF performance of the system highlighted a critical area of improvement for the integration of phase-change switches, and a monolithic integration approach was developed as a result. A BEOL, CMOS-compatible monolithic integration scheme was demonstrated for the first time, detailing the benefits of future monolithically integrated phase-change switches on a variety of semiconductor technologies.

### 6.2 Future Research Directions

Through the research that has been presented in this thesis, there are certain research directions that have either a clear need to be addressed before this technology can become mainstream, or present very unique device and material property investigations.

### 6.2.1 Reliability

The final major hurdle for any semiconductor technology to become mainstream is to address endurance and reliability requirements. In addition to providing critical insights on device physics during the melt, quench, and recrystallization processes, King et al. [83],[69] identifies the major failure mode mechanism in IPCS devices as being void conglomeration in the center of the device. Improvements to both the material deposition and device integration have created devices in the Gen 2 and Gen3 process that have been cycled greater than 1 million cycles, but limitations in test stand time and test protocol have prevented obtaining larger set of statistics in this area. Further research, fabrication volume, and frankly test stand time is needed in this area in order to demonstrate how different material deposition parameters or fabrication techniques can improve the reliability to desired standards. In addition, the concept of "reliability" will need to be refined in a much more thorough manner by device manufacturers and circuit designers, as no JEDEC standards exist for such a new technology.

### 6.2.2 Superconducting Phase-Change Switches

GeTe has previously demonstrated superconductivity, and has been incorporated into cryogenic circuits and measured and cycled at cryogenic/mK temperatures using this inline phase-change switch process [84]. The superconducting channel opens the possibility of creating an almost ideal switch (zero $R_{\text {on }}$ at DC ) with contacts spaced extremely far apart to reduce $C_{\text {off }}$ even further. This type of switch has many important and critical cryogenic applications, in addition to creating a near lossless RF switch.

### 6.2.3 Pulsed $V_{t h}$ experiments and Power Handling vs. Frequency

Section 4.7 correlated the $P_{\text {RFmax, off }}$ to the $V_{t h}$ of the device, and attempted to use this data to gain insights into the fundamental nature of threshold switching. Unfortunately this was limited by the ability of the test stand to measure when the devices threshold switched into a quasi ON-state. By pulsing individual OFF-devices and monitoring the voltage drop across them during the pulse, it would be possible to determine how much time at specific field strengths is necessary to initiate threshold switching. From this, a model could be built to predict what the $P_{\text {RFmax, off }}$ vs. frequency would look like, and actual measurements of the $P_{\text {RFmax, off }}$ vs. frequency could then verify whether breakdown at RF frequencies is accomplished in a single RF halfcycle, or whether it needs to accumulate over many cycles.

### 6.2.4 Linearity $\left(\mathrm{IP}_{3}\right)$ vs. Threshold Voltage $\left(V_{t h}\right)$

Initial data certainly suggests that the linearity $\left(\mathrm{IP}_{3}\right)$ of the OFF-state is correlated to the $V_{t h}$ of the device, but a formal derivation from the ON and OFF-state I-V curves is necessary in order to develop a complete understanding of the linearity dependence in phase-change switches.

### 6.2.5 Empirical FoM and $W_{h, \text { min }}$ derivations

Section 4.6 plotted and discussed the inherent trade-off between Fco and Vth. By adding the energy to amorphize into the trade-space, a more useful FoM can be created that combines all the trades a designer could make in sizing and operating the device. More importantly, it is possible to empirically define the FoM only as a function of fabrication thicknesses and material properties, and create a theoretical framework that can maximize the FoM for different integrations and materials.

## 7 Thesis Contributions

7.1 A Four-Terminal, Inline, Chalcogenide Phase-Change RF Switch Using an Independent Resistive Heater for Thermal Actuation

- Published in IEEE Electron Device Letters [40]
- First demonstration of a 4-terminal indirectly heated phase-change RF switch
- Outperformed SoA FETs with initial, un-optimized process (1.1 $F_{c o}$ )
7.2 A 7.3 THz, Inline, Chalcogenide Phase-Change RF Switch Using an Independent Resistive Heater for Thermal Actuation
- Published in 2013 IEEE Compound Semiconductor Integrated Circuit Symposium [51]
- Demonstrated significantly improved RF performance through layout and process scaling
- Outperformed all SoA technologies with 7.3 THz $F_{c o}$
7.3 12.5 THz Fco GeTe Inline Phase-Change Switch Technology for Reconfigurable RF and Switching Applications
- Published in 2014 IEEE Compound Semiconductor Integrated Circuit Symposium [12]
- Demonstrated further improved RF performance with additional fabrication scaling and a more complex integration
- Demonstrated ability of switch to be used in a legitimate MMIC process with the inclusion of microstrip designs and TSVs
- Reported on the consequences of measuring/extracting insertion loss, isolation, and $F_{c o}$ with different heater terminal configurations
7.4 Low-loss latching microwave switch using thermally pulsed non-volatile chalcogenide phase change materials
- Published in Applied Physics Letters [13]
- First demonstration of an SPDT using indirectly heated phase-change switches
- Lowest demonstrated insertion loss of published RF switch technologies


### 7.5 Thermal Analysis of a Heat Pulsed Non-Volatile Phase Change Material

 Microwave Switch- Published in Journal of Applied Physics [50]
- Correlated measured MPA and MPC values to simulated values based on thermal simulations (thermal simulations performed by Rob Young)
- Developed framework for valid device pulsing parameters as a function of pulse width (PTE analysis performed by Rob Young)


### 7.6 Morphological analysis of Ge Te in inline phase change switches

- Published in Journal of Applied Physics [69]
- First STEM observation of amorphous GeTe created in indirectly heated phase-change switches
- Correlation between larger pulse powers and larger amorphous regions
- Observations of crystalline changes in GeTe and microheater with different pulse conditions
7.7 Examination of the Temperature Dependent Electronic Behavior of GeTe for Switching Applications
- Published in Journal of Applied Physics [59]
- Reported on the electrical behavior of amorphous GeTe down to $10^{\circ} \mathrm{K}$
- Reported the successful switching of indirectly heated phase-change switches down to $10^{\circ} \mathrm{K}$
- Fit a space-charge limited conduction model to amorphous GeTe at different temperature regimes
- Demonstrated the lack of OFF-resistance dependence on $C_{\text {off }}$ by measuring isolation as a function of temperature


### 7.8 Substrate Agnostic Monolithic Integration of the Inline Phase-Change Switch Technology

- Published in 2016 IEEE International Microwave Symposium [43]
- Reported the problems with heterogeneous integration of the reconfigurable transceiver
- Reported the first monolithic integration concept of indirectly heated phase-change RF switches


### 7.9 Origin and Optimization of RF Power Handling Limitations in Inline Phase-

## Change Switches

- Published in IEEE Transactions on Electron Devices [82]
- Reported the power handling limitations of the different processing generations
- Reported the $V_{t h}$ dependence on pulse power, pulse width, and layout dimensions in the Gen1 process
- Demonstrated the $V_{t h}$ vs. $F_{c o}$ trade-off exists for indirectly heated phase-change RF switches
- Extracted the critical threshold field for 50:50 GeTe through STEM observation of amorphous length
- Developed second-generation process with W-microheaters in order to improve reliability, $V_{t h}$, and RF power handling
- Developed third-generation process with CMOS like formation of W-microheaters to improve $F_{c o}$, reliability, $V_{t h}$, and RF power handling
- Demonstrated SPST with less than 0.13 dB insertion loss from $0-65 \mathrm{GHz}$
- Demonstrated a switch with simultaneous $R_{o n}, C_{o f f}, F_{c o}, V_{t h}, P_{R F m a x, o f f}$, and reliability of $1.2 \Omega, 12.3 \mathrm{fF}, 10.6 \mathrm{THz}, 6 \mathrm{~V}, 28 \mathrm{dBm}$, and $>500,000$ cycles, respectively
- Correlated the $V_{t h}$ to the OFF-state power handling capability of the devices
7.10 Experimental Demonstration of AIN Heat Spreaders for the Monolithic Integration of Inline Phase-Change Switches
- Published in IEEE Electron Device Letters [85]
- Reported on the trade-off between MPA and $V_{\text {th }}$ as a function of insulator thickness
- Reported on the quenching limits of the device as a function of insulator thickness
- Demonstrated the first successful switching of indirectly heated phase-change switches on AlN using a monolithic integration concept


### 7.11 Recent Advances in Fabrication and Characterization of GeTe-based Phasechange RF Switches and MMICs

- Published in 2017 IEEE International Microwave Symposium [47]
- Reported on an SPDT with less than 1 dB of insertion loss and 40 dB of isolation from 065 GHz using the Gen 3 process
7.12 Connecting Post-Pulsing Electrical and Morphological Features in GeTebased Inline Phase Change Switches
- In publication review at Journal of Applied Physics
- Demonstrated void content in GeTe films as the limiting factor in device reliability
- Developed framework for correlating $R_{\text {on }}$ and $R_{\text {off }}$ with void content
- Demonstrated reduced void content using heated deposition methods
7.13 Operation of a Latching, Low-Loss, Wideband Microwave Phase-Change Switch Below 1 K
- In publication review at Journal of Applied Physics
- First demonstration of indirectly heated phase-change switch operation down to $40^{\circ} \mathrm{mK}$


## References:

[1] R. Caverly, "Microwave and RF Semiconductor Control Device Modeling," Artech House, 2016, p. 12.
[2] R. S. Howell, E. J. Stewart, R. Freitag, J. Parke, B. Nechay, H. Cramer, M. King, S. Gupta, J. Hartman, P. Borodulin, M. Snook, I. Wathuthanthri, P. Ralston, K. Renaldo, and H. G. Henry, "Low loss, high performance 1-18 GHz SPDT based on the novel superlattice castellated field effect transistor (SLCFET)," Tech. Dig. - IEEE Compd. Semicond. Integr. Circuit Symp. CSIC, pp. 3-6, 2014.
[3] M. Parlak and J. F. Buckwalter, "A 2.5-dB Insertion Loss, DC-60 GHz CMOS SPDT Switch in $45-\mathrm{nm}$ SOI," in 2011 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), 2011, no. c, pp. 1-4.
[4] M. Jaffe, M. Abou-Khalil, A. Botula, J. Ellis-Monaghan, J. Gambino, J. Gross, Z.-X. He, A. Joseph, R. Phelps, S. Shank, J. Slinkman, and R. Wolf, "Improvements in SOI technology for RF switches," in 2015 IEEE 15th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, 2015, pp. 30-32.
[5] M. D. Yore, C. a. Nevers, and P. Cortese, "High-isolation low-loss SP7T pHEMT switch suitable for antenna switch modules," Microw. Integr. Circuits Conf. (EuMIC), 2010 Eur., no. September, pp. 69-72, 2010.
[6] T. Boles, J. Brogle, D. Hoag, and D. Curcio, "AlGaAs PIN diode multi-octave, mmW switches," in 2011 IEEE International Conference on Microwaves, Communications, Antennas and Electronic Systems (COMCAS 2011), 2011, pp. 1-5.
[7] R. Stefanini, M. Chatras, P. Blondy, and G. M. Rebeiz, "Miniature RF MEMS metalcontact switches for DC-20 GHz applications," in IEEE MTT-S International Microwave Symposium Digest, 2011, pp. 1-4.
[8] C. Hillman, P. Stupar, J. B. Hacker, Z. Griffith, M. Field, and M. Rodwell, "An ultra-low loss millimeter-wave solid state switch technology based on the metal - insulator transition of vanadium dioxide," in 2014 IEEE MTT-S International Microwave Symposium (IMS2014), 2014, pp. 1-4.
[9] A. Botula, A. Joseph, J. Slinkman, R. Wolf, Z.-X. He, D. Ioannou, L. Wagner, M. Gordon, M. Abou-Khalil, R. Phelps, M. Gautsch, W. Abadeer, D. Harmon, M. Levy, J. Benoit, and J. Dunn, "A Thin-Film SOI 180nm CMOS RF Switch Technology," in 2009 IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, 2009, pp. 1-4.
[10] R. Wolf, A. Joseph, A. Botula, and J. Slinkman, "A Thin-Film SOI 180nm CMOS RF Switch," in 2009 IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, 2009, pp. 1-4.
[11] C. Hillman, P. A. Stupar, and Z. Griffith, "VO2 Switches for Millimeter and Submillimeter-Wave Applications," in 2015 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), 2015, pp. 1-4.
[12] N. El-Hinnawy, P. Borodulin, E. B. Jones, B. P. Wagner, M. R. King, J. S. Mason, J. Bain, J. Paramesh, T. E. Schlesinger, R. S. Howell, M. J. Lee, and R. M. Young, "12.5 THz Fco GeTe Inline Phase-Change Switch Technology for Reconfigurable RF and Switching Applications," in 2014 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), 2014, pp. 1-3.
[13] N. El-Hinnawy, P. Borodulin, B. P. Wagner, M. R. King, E. B. Jones, R. S. Howell, M. J. Lee, and R. M. Young, "Low-loss latching microwave switch using thermally pulsed non-
volatile chalcogenide phase change materials," Appl. Phys. Lett., vol. 105, no. 1, p. 13501, 2014.
[14] T. Boles, "High power mmW switch technologies," in 2017 IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems (COMCAS), 2017, pp. 1-6.
[15] A. Joseph, A. Botula, J. Slinkman, R. Wolf, R. Phelps, M. Abou-Khalil, J. EllisMonaghan, S. Moss, and M. Jaffe, "Power handling capability of an SOI RF switch," in 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2013, pp. 385-388.
[16] S. Huettner, "Switch Power Handling," Microwaves 101, 2017. [Online]. Available: https://www.microwaves101.com/encyclopedias/switch-power-handling. [Accessed: 20-Jul-2010].
[17] B. J. Baliga, "Power semiconductor device figure of merit for high-frequency applications," IEEE Electron Device Lett., vol. 10, no. 10, pp. 455-457, Oct. 1989.
[18] J.-H. Chen, S. R. Helmi, H. Pajouhi, Y. Sim, and S. Mohammadi, "A 1.8GHz stacked power amplifier in 45 nm CMOS SOI technology with substrate-transferred to AlN," in 2012 IEEE/MTT-S International Microwave Symposium Digest, 2012, pp. 1-3.
$[19]$ B. Nechay, R. Howell, E. Stewart, J. Parke, R. Freitag, H. Cramer, M. King, S. Gupta, J. Hartman, P. Borodulin, M. Snook, I. Wathuthanthri, K. Renaldo, and H. G. Henry, "Optimizing performance of Super-Lattice Castellated Field Effect Transistors," in 2015 73rd Annual Device Research Conference (DRC), 2015, vol. 2015-Augus, no. 2011, pp. 61-62.
[20] M/A-COM, "MA4AGSW1A Data Sheet," 2011.
[21] G. M. Rebeiz, RF MEMS. Hoboken, NJ, USA: John Wiley \& Sons, Inc., 2003.
[22] C. Hillman, P. Stupar, and Z. Griffith, "Scaleable vanadium dioxide switches with submillimeterwave bandwidth: VO2 switches with impoved RF bandwidth and power handling," in 2017 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), 2017, pp. 1-4.
[23] T. E. Kazior, "Beyond CMOS: heterogeneous integration of III-V devices, RF MEMS and other dissimilar materials/devices with Si CMOS to create intelligent microsystems," Philos. Trans. R. Soc. A Math. Phys. Eng. Sci., vol. 372, no. 2012, pp. 2013010520130105, Feb. 2014.
[24] R. S. Howell, E. J. Stewart, R. Freitag, J. Parke, B. Nechay, M. King, S. Gupta, M. Snook, I. Wathuthanthri, P. Ralston, and H. G. Henry, "Advances in the Super-Lattice Castellated Field Effect Transistor (SLCFET) for wideband low loss RF switching applications," IEEE MTT-S Int. Microw. Symp. Dig., vol. 2016-Augus, pp. 8-10, 2016.
[25] O. D. Gurbuz and G. M. Rebeiz, "A 1.6-2.3-GHz RF MEMS Reconfigurable Quadrature Coupler and Its Application to a 360 Reflective-Type Phase Shifter," IEEE Trans. Microw. Theory Tech., vol. 63, no. 2, pp. 414-421, Feb. 2015.
[26] S. R. Ovshinsky, "Reversible electrical switching phenomena in disordered structures," Phys. Rev. Lett., vol. 21, no. 20, pp. 1450-1453, 1968.
[27] S. Raoux, D. Ielmini, M. Wuttig, and I. Karpov, "Phase change materials," MRS Bull., vol. 37, no. February, pp. 118-123, 2012.
[28] S. K. Bahl and K. L. Chopra, "Amorphous versus Crystalline GeTe Films. III. Electrical Properties and Band Structure," J. Appl. Phys., vol. 41, no. 5, pp. 2196-2212, Apr. 1970.
[29] S. Raoux, B. Muñoz, H.-Y. Cheng, Jordan-Sweet, and J. L, "Phase transitions in Ge-Te phase change materials studied by time-resolved x-ray diffraction," Appl. Phys. Lett., vol.

95, no. 14, p. 143118, 2009.
[30] M. Xu, "Study of the Crystallization Dynamics and Threshold Voltage of Phase Change Materials for Use in Reconfigurable RF Switches and Non- volatile Memories," Carnegie Mellon University, 2017.
[31] G. W. Burr, "Phase change memory technology," J. Vac. Sci., vol. 2004, no. 2, p. 903, 2010.
[32] G. W. Burr, R. S. Shenoy, K. Virwani, P. Narayanan, A. Padilla, B. Kurdi, and H. Hwang, "Access devices for 3D crosspoint memory," J. Vac. Sci. Technol. B, Nanotechnol. Microelectron. Mater. Process. Meas. Phenom., vol. 32, no. 4, p. 40802, Jul. 2014.
[33] D. Ielmini and Y. Zhang, "Analytical model for subthreshold conduction and threshold switching in chalcogenide-based memory devices," J. Appl. Phys., vol. 102, no. 5, 2007.
[34] D. Ielmini, "Threshold switching mechanism by high-field energy gain in the hopping transport of chalcogenide glasses," Phys. Rev. B-Condens. Matter Mater. Phys., vol. 78, no. 3, pp. 1-8, 2008.
[35] V. G. Karpov, Y. A. Kryukov, I. V. Karpov, and M. Mitra, "Field-induced nucleation in phase change memory," Phys. Rev. B, vol. 78, no. 5, p. 52201, Aug. 2008.
[36] E. K. Chua, L. P. Shi, R. Zhao, K. G. Lim, T. C. Chong, T. E. Schlesinger, and J. A. Bain, "Low resistance, high dynamic range reconfigurable phase change switch for radio frequency applications," Appl. Phys. Lett., vol. 97, no. 18, pp. 96-99, 2010.
[37] C. Y. Wen, E. K. Chua, R. Zhao, T. C. Chong, J. A. Bain, T. E. Schlesinger, L. T. Pileggi, and J. Paramesh, "A phase-change via-reconfigurable on-chip inductor," Tech. Dig. - Int. Electron Devices Meet. IEDM, pp. 237-240, 2010.
[38] C. Wen, G. Slovin, J. A. Bain, T. E. Schlesinger, L. T. Pileggi, and J. Paramesh, "A Phase-Change Via-Reconfigurable CMOS LC VCO," IEEE Trans. Electron Devices, vol. 60, no. 12, pp. 3979-3988, Dec. 2013.
[39] Y. Shim, G. Hummel, and M. Rais-Zadeh, "Rf Switches Using Phase Change Materials," Mems 2013, no. Design 1, pp. 237-240, 2013.
[40] N. El-Hinnawy, P. Borodulin, B. Wagner, M. R. King, J. S. Mason, E. B. Jones, S. McLaughlin, V. Veliadis, M. Snook, M. E. Sherwin, R. S. Howell, R. M. Young, and M. J. Lee, "A four-terminal, inline, chalcogenide phase-change RF switch using an independent resistive heater for thermal actuation," IEEE Electron Device Lett., vol. 34, no. 10, pp. 1313-1315, 2013.
[41] M. Wang, Y. Shim, and M. Rais-Zadeh, "A low-loss directly heated two-port RF phase change switch," IEEE Electron Device Lett., vol. 35, no. 4, pp. 491-493, 2014.
[42] M. Wang, F. Lin, and M. Rais-Zadeh, "Need a Change? Try GeTe: A Reconfigurable Filter Using Germanium Telluride Phase Change RF Switches," IEEE Microw. Mag., vol. 17, no. 12, pp. 70-79, 2016.
[43] N. El-Hinnawy, P. Borodulin, A. Ezis, C. Furrow, C. Padilla, M. King, E. Jones, B. Wagner, J. Paramesh, J. Bain, D. Nichols, and R. M. Young, "Substrate agnostic monolithic integration of the inline phase-change switch technology," 2016 IEEE MTT-S Int. Microw. Symp., pp. 1-4, 2016.
[44] R. Singh, G. Slovin, M. Xu, A. Khairi, S. Kundu, T. E. Schlesinger, J. A. Bain, and J. Paramesh, "A $3 / 5 \mathrm{GHz}$ reconfigurable CMOS low-noise amplifier integrated with a fourterminal phase-change RF switch," in 2015 IEEE International Electron Devices Meeting (IEDM), 2015, vol. 2016-Febru, p. 25.3.1-25.3.4.
[45] R. Singh, G. Slovin, M. Xu, T. E. Schlesinger, J. A. Bain, and J. Paramesh, "A

Reconfigurable Dual-Frequency Narrowband CMOS LNA Using Phase-Change RF Switches," IEEE Transactions on Microwave Theory and Techniques, vol. 65, no. 11, pp. 4689-4702, Nov-2017.
[46] M. R. King, B. P. Wagner, E. B. Jones, N. El-Hinnawy, P. Borodulin, S. R. McLaughlin, J. S. Mason, R. S. Howell, M. J. Lee, and R. M. Young, "Development of cap-free sputtered GeTe films for inline phase change switch based RF circuits," J. Vac. Sci. Technol. B Microelectron. Nanom. Struct., vol. 32, no. 4, p. 41204, 2014.
[47] P. Borodulin, N. El-Hinnawy, C. R. Padilla, A. Ezis, M. R. King, D. R. Johnson, D. T. Nichols, and R. M. Young, "Recent Advances in Fabrication and Characterization of GeTe-based Phase-Change RF Switches and MMICs," 2017 IEEE MTT-S Int. Microw. Symp., pp. 1-4, 2017.
[48] A. Pirovano, A. L. Lacaita, F. Pellizzer, S. A. Kostylev, A. Benvenuti, and R. Bez, "Lowfield amorphous state resistance and threshold voltage drift in chalcogenide materials," IEEE Trans. Electron Devices, vol. 51, no. 5, pp. 714-719, 2004.
[49] S. Gabardi, S. Caravati, G. C. Sosso, J. Behler, and M. Bernasconi, "Microscopic origin of resistance drift in the amorphous state of the phase-change compound GeTe," Phys. Rev. B, vol. 92, no. 5, p. 54201, Aug. 2015.
[50] R. M. Young, N. El-Hinnawy, P. Borodulin, B. P. Wagner, M. R. King, E. B. Jones, R. S. Howell, and M. J. Lee, "Thermal analysis of an indirectly heat pulsed non-volatile phase change material microwave switch," J. Appl. Phys., vol. 116, no. 5, p. 54504, 2014.
[51] N. El-Hinnawy, P. Borodulin, B. P. Wagner, M. R. King, J. S. Mason, E. B. Jones, V. Veliadis, R. S. Howell, R. M. Young, and M. J. Lee, "A 7.3 THz Cut-Off Frequency, Inline, Chalcogenide Phase-Change RF Switch Using an Independent Resistive Heater for Thermal Actuation," in 2013 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), 2013, pp. 1-4.
[52] G. Slovin, M. Xu, R. Singh, T. E. Schlesinger, J. Paramesh, and J. A. Bain, "Design Criteria in Sizing Phase-Change RF Switches," IEEE Trans. Microw. Theory Tech., vol. 65, no. 11, pp. 4531-4540, Nov. 2017.
[53] Z. Su, J. P. Freedman, J. H. Leach, E. A. Preble, R. F. Davis, and J. A. Malen, "The impact of film thickness and substrate surface roughness on the thermal resistance of aluminum nitride nucleation layers," J. Appl. Phys., vol. 113, no. 21, p. 213502, Jun. 2013.
[54] G. Slovin, M. Xu, J. Paramesh, T. E. Schlesinger, and J. A. Bain, "AlN Barriers for Capacitance Reduction in Phase-Change RF Switches," IEEE Electron Device Lett., vol. 37, no. 5, pp. 568-571, 2016.
[55] C. F. Campbell and D. C. Dumka, "Wideband high power GaN on SiC SPDT switch MMICs," in 2010 IEEE MTT-S International Microwave Symposium, 2010, pp. 145-148.
[56] A. Pirovano, A. L. Lacaita, A. Benvenuti, F. Pellizzer, and R. Bez, "Electronic Switching in Phase-Change Memories," IEEE Trans. Electron Devices, vol. 51, no. 3, pp. 452-459, 2004.
[57] A. Crunteanu, A. Mennai, C. Guines, D. Passerieux, and P. Blondy, "Out-of-plane and inline RF switches based on Ge2Sb2Te5 phase-change material," in 2014 IEEE MTT-S International Microwave Symposium (IMS2014), 2014, pp. 1-4.
[58] A. Mennai, A. Bessaudou, F. Cosset, C. Guines, P. Blondy, and A. Crunteanu, "Bistable RF switches using Ge2Sb2Te5 phase change material," in 2015 European Microwave Conference (EuMC), 2015, pp. 945-947.
[59] J. G. Champlain, L. B. Ruppalt, A. C. Guyette, N. El-Hinnawy, P. Borodulin, E. Jones, R. M. Young, and D. Nichols, "Examination of the temperature dependent electronic behavior of GeTe for switching applications," J. Appl. Phys., vol. 119, no. 24, p. 244501, Jun. 2016.
[60] S. Hawasli, L. De La Cruz, N. El-Hinnawy, P. Borodulin, M. R. King, R. M. Young, T. Ivanov, and M. Zaghloul, "Investigation of ON-State Power Handling Dependence on Number of Cycles for Germanium Telluride RF Switches," 2017 IEEE MTT-S Int. Microw. Symp., 2017.
[61] D. Ielmini, A. L. Lacaita, D. Mantegazza, F. Pellizzer, and A. Pirovano, "Assessment of threshold switching dynamics in phase-change chalcogenide memories," in IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest., 2005, vol. 0, no. c, pp. 877-880.
[62] A. L. Lacaita, A. Redaelli, D. Ielmini, F. Pellizzer, A. Pirovano, A. Benvenuti, and R. Bez, "Electrothermal and phase-change dynamics in chalcogenide-based memories," in IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004., 2004, pp. 911914.
[63] P. Borodulin, N. El-Hinnawy, F. C. Kuss, R. M. Young, R. S. Howell, and M. Lee, "Lowloss non-volatile phase-change RF switching technology for system reconfigurability and reliability," in Proc. SPIE 9096, 2014, vol. 9096, p. 90960B.
[64] A. Calderoni, M. Ferro, E. Varesi, P. Fantini, M. Rizzi, and D. Ielmini, "Understanding overreset transition in phase-change memory characteristics," IEEE Electron Device Lett., vol. 33, no. 9, pp. 1267-1269, 2012.
[65] P. Fantini, S. Brazzelli, E. Cazzini, and A. Mani, "Band gap widening with time induced by structural relaxation in amorphous Ge 2 Sb 2 Te 5 films," Appl. Phys. Lett., vol. 100, no. 1, p. 13505, Jan. 2012.
[66] A. Pirovano, A. Redaelli, F. Pellizzer, F. Ottogalli, M. Tosi, D. Ielmini, A. L. Lacaita, and R. Bez, "Reliability study of phase-change nonvolatile memories," IEEE Trans. Device Mater. Reliab., vol. 4, no. 3, pp. 422-426, 2004.
[67] W. D. Buckley and S. H. Holmberg, "Evidence for critical-field switching in amorphous semiconductor materials," Phys. Rev. Lett., vol. 32, no. 25, pp. 1429-1432, 1974.
[68] S. Raoux, H. Y. Cheng, M. A. Caldwell, and H. S. P. Wong, "Crystallization times of GeTe phase change materials as a function of composition," Appl. Phys. Lett., vol. 95, no. 7, 2009.
[69] M. R. King, N. El-Hinnawy, M. Salmon, J. Gu, B. P. Wagner, E. B. Jones, P. Borodulin, R. S. Howell, D. T. Nichols, and R. M. Young, "Morphological analysis of GeTe in inline phase change switches," J. Appl. Phys., vol. 118, no. 9, p. 94501, 2015.
[70] W. Gawalek, "Resistance, temperature coefficient of resistance and long-term stability of annealed thin Ni-Cr-Si films," Thin Solid Films, vol. 116, no. 1-3, pp. 205-210, Jun. 1984.
[71] D. Krebs, S. Raoux, C. T. Rettner, G. W. Burr, M. Salinga, and M. Wuttig, "Threshold field of phase change memory materials measured using phase change bridge devices," Appl. Phys. Lett., vol. 95, no. 8, pp. 1-4, 2009.
[72] P. D. Desai, T. K. Chu, H. M. James, and C. Y. Ho, "Electrical Resistivity of Selected Elements," J. Phys. Chem. Ref. Data, vol. 13, no. 4, pp. 1069-1096, Oct. 1984.
[73] M. Wimmer and M. Salinga, "The gradual nature of threshold switching," New J. Phys., vol. 16, no. 11, p. 113044, Nov. 2014.
[74] K. B. Ma, "The initiation of switching," J. Non. Cryst. Solids, vol. 24, no. 3, pp. 345-353, Dec. 1977.
[75] N. El-Hinnawy, P. Borodulin, M. Torpey, F. Kuss, A. Ezis, J. Paramesh, J. Bain, T. E. Schlesinger, R. S. Howell, M. J. Lee, D. Nichols, and R. M. Young, "Reconfigurable inline phase-change switches for broadband applications," in 2015 IEEE MTT-S International Microwave Symposium, 2015, pp. 1-4.
[76] E. Preisler, G. Talor, D. Howard, Z. Yan, R. Booth, J. Zheng, S. Chaudhry, and M. Racanelli, "A millimeter-wave capable SiGe BiCMOS process with 270GHz FMAX HBTs designed for high volume manufacturing," in 2011 IEEE Bipolar/BiCMOS Circuits and Technology Meeting, 2011, vol. M, pp. 74-78.
[77] J. H. Coombs, A. P. J. M. Jongenelis, W. van Es-Spiekman, and B. A. J. Jacobs, "Laserinduced crystallization phenomena in GeTe-based alloys. II. Composition dependence of nucleation and growth," J. Appl. Phys., vol. 78, no. 8, pp. 4918-4928, Oct. 1995.
[78] G. W. Burr, M. J. BrightSky, A. Sebastian, H.-Y. Cheng, J.-Y. Wu, S. Kim, N. E. Sosa, N. Papandreou, H.-L. Lung, H. Pozidis, E. Eleftheriou, and C. H. Lam, "Recent Progress in Phase-Change Memory Technology," IEEE J. Emerg. Sel. Top. Circuits Syst., vol. 6, no. 2, pp. 146-162, Jun. 2016.
[79] I. S. Kim, S. L. Cho, D. H. Im, E. H. Cho, D. H. Kim, G. H. Oh, D. H. Ahn, S. O. Park, S. W. Nam, J. T. Moon, and C. H. Chung, "High performance PRAM cell scalable to sub20nm technology with below 4F2 cell size, extendable to DRAM applications," Dig. Tech. Pap. - Symp. VLSI Technol., pp. 203-204, 2010.
[80] S.-M. Lee and D. G. Cahill, "Heat transport in thin dielectric films," J. Appl. Phys., vol. 81, no. 6, pp. 2590-2595, Mar. 1997.
[81] G. C. Sosso, M. Salvalaglio, J. Behler, M. Bernasconi, and M. Parrinello, "Heterogeneous Crystallization of the Phase Change Material GeTe via Atomistic Simulations," J. Phys. Chem. C, vol. 119, no. 11, pp. 6428-6434, Mar. 2015.
[82] N. El-Hinnawy, P. Borodulin, M. R. King, C. R. Padilla, A. Ezis, D. T. Nichols, J. Paramesh, J. A. Bain, and R. M. Young, "Origin and Optimization of RF Power Handling Limitations in Inline Phase-Change Switches," IEEE Trans. Electron Devices, vol. 64, no. 9, pp. 3934-3942, Sep. 2017.
[83] M. R. King, N. El-Hinnawy, P. Borodulin, A. Ezis, V. Luu, M. Salmon, J. Gu, D. T. Nichols, E. Dickey, J.-P. Maria, and R. M. Young, "Connecting Post-Pulsing Electrical and Morphological Features in GeTe-based Inline Phase Change Switches," J. Appl. Phys., vol. In Pub, 2018.
[84] P. Borodulin, N. El-Hinnawy, A. L. Graninger, M. King, C. Padilla, L. Upton, R. Hinkey, T. E. Schlesinger, A. A. Pesetski, M. E. Sherwin, and R. M. Young, "Operation of a Latching, Low-Loss, Wideband Microwave Phase-Change Switch Below 1 K," J. Appl. Phys., vol. In Pub., 2018.
[85] N. El-Hinnawy, P. Borodulin, M. R. King, C. Furrow, C. R. Padilla, A. Ezis, D. T. Nichols, J. Paramesh, J. A. Bain, and R. M. Young, "Experimental Demonstration of AlN Heat Spreaders for the Monolithic Integration of Inline Phase-Change Switches," IEEE Electron Device Lett., vol. 39, no. 4, pp. 610-613, Apr. 2018.

