Introduction to Microcontrollers

Courses 182.064 & 182.074

Vienna University of Technology Institute of Computer Engineering Embedded Computing Systems Group

March 19, 2006

Version 1.3

Günther Gridling, Bettina Weiss

Contents

1	Mic	rocontroller Basics							
	1.1	Introduction							
	1.2	Frequently Used Terms							
	1.3	Notation							
	1.4	Exercises							
2	Mic	icrocontroller Components 1							
	2.1	Processor Core							
		2.1.1 Architecture							
		2.1.2 Instruction Set							
		2.1.3 Exercises							
	2.2	Memory							
		2.2.1 Volatile Memory							
		2.2.2 Non-volatile Memory							
		2.2.3 Accessing Memory							
		2.2.4 Exercises							
	2.3	Digital I/O							
		2.3.1 Digital Input							
		2.3.2 Digital Output							
		2.3.3 Exercises							
	2.4	Analog I/O							
		2.4.1 Digital/Analog Conversion							
		2.4.2 Analog Comparator							
		2.4.3 Analog/Digital Conversion							
		2.4.4 Exercises							
	2.5	Interrupts							
		2.5.1 Interrupt Control							
		2.5.2 Interrupt Handling							
		2.5.3 Interrupt Service Routine							
		2.5.4 Exercises							
	2.6	Timer							
		2.6.1 Counter							
		2.6.2 Input Capture							
		2.6.3 Output Compare							
		2.6.4 Pulse Width Modulation							
		2.6.5 Exercises							
	2.7	Other Features							
		2.7.1 Watchdog Timer							

		2.7.2	Power Consumption and Sleep	. 69
		2.7.3	Reset	
		2.7.4	Exercises	71
3	Con	ımunica	ation Interfaces	73
	3.1	SCI (U	JART)	75
	3.2	SPI		82
	3.3	$IIC (I^2)$	$^{2}\mathrm{C})$	83
		3.3.1	Data Transmission	
		3.3.2	Speed Control Through Slave	. 86
		3.3.3	Multi-Master Mode	87
		3.3.4	Extended Addresses	87
	3.4	Exerci	ses	87
A	Tabl	le of Ac	ronyms	89
In	dev			93

Preface

This text has been developed for the introductory courses on microcontrollers taught by the Institute of Computer Engineering at the Vienna University of Technology. It introduces undergraduate students to the field of microcontrollers – what they are, how they work, how they interface with their I/O components, and what considerations the programmer has to observe in hardware-based and embedded programming. This text is not intended to teach one particular controller architecture in depth, but should rather give an impression of the many possible architectures and solutions one can come across in today's microcontrollers. We concentrate, however, on small 8-bit controllers and their most basic features, since they already offer enough variety to achieve our goals.

Since one of our courses is a lab and uses the ATmega16, we tend to use this Atmel microcontroller in our examples. But we also use other controllers for demonstrations if appropriate.

For a few technical terms, we also give their German translations to allow our mainly Germanspeaking students to learn both the English and the German term.

Please help us further improve this text by notifying us of errors. If you have any suggestions/wishes like better and/or more thorough explanations, proposals for additional topics, ..., feel free to email us at mc-org@tilab.tuwien.ac.at.

Chapter 1

Microcontroller Basics

1.1 Introduction

Even at a time when Intel presented the first microprocessor with the 4004 there was alrady a demand for microcontrollers: The contemporary TMS1802 from Texas Instruments, designed for usage in calculators, was by the end of 1971 advertised for applications in cash registers, watches and measuring instruments. The TMS 1000, which was introduced in 1974, already included RAM, ROM, and I/O on-chip and can be seen as one of the first microcontrollers, even though it was called a microcomputer. The first controllers to gain really widespread use were the Intel 8048, which was integrated into PC keyboards, and its successor, the Intel 8051, as well as the 68HCxx series of microcontrollers from Motorola.

Today, microcontroller production counts are in the billions per year, and the controllers are integrated into many appliances we have grown used to, like

- household appliances (microwave, washing machine, coffee machine, ...)
- telecommunication (mobile phones)
- automotive industry (fuel injection, ABS, ...)
- aerospace industry
- industrial automation
- ...

But what is this microcontroller we are talking about? What is the difference to a microprocessor? And why do we need microcontrollers in the first place? To answer these questions, let us consider a simple toy project: A heat control system. Assume that we want to

- periodically read the temperature (analog value, is digitized by sensor; uses 4-bit interface),
- control heating according to the temperature (turn heater on/off; 1 bit),
- display the current temperature on a simple 3-digit numeric display (8+3 bits),
- allow the user to adjust temperature thresholds (buttons; 4 bits), and
- be able to configure/upgrade the system over a serial interface.

So we design a printed-circuit board (PCB) using Zilog's Z80 processor. On the board, we put a Z80 CPU, 2 PIOs (parallel I/O; each chip has 16 I/O lines, we need 20), 1 SIO (serial I/O; for communication to the PC), 1 CTC (Timer; for periodical actions), SRAM (for variables), Flash (for program

memory), and EEPROM (for constants). The resulting board layout is depicted in Figure 1.1; as you can see, there are a lot of chips on the board, which take up most of the space (euro format, 10×16 cm).




Figure 1.1: Z80 board layout for 32 I/O pins and Flash, EEPROM, SRAM.

Incidentally, we could also solve the problem with the ATmega16 board we use in the Microcontroller lab. In Figure 1.2, you can see the corresponding part of this board superposed on the Z80 PCB. The reduction in size is about a factor 5-6, and the ATmega16 board has even more features than the Z80 board (for example an analog converter)! The reason why we do not need much space for the ATmega16 board is that all those chips on the Z80 board are integrated into the ATmega16 microcontroller, resulting in a significant reduction in PCB size.

This example clearly demonstrates the difference between microcontroller and microprocessor: A microcontroller is a processor with memory and a whole lot of other components integrated on one chip. The example also illustrates why microcontrollers are useful: The reduction of PCB size saves time, space, and money.

The difference between controllers and processors is also obvious from their pinouts. Figure 1.3 shows the pinout of the Z80 processor. You see a typical processor pinout, with address pins A_0 - A_{15} , data pins D_0 - D_7 , and some control pins like INT, NMI or HALT. In contrast, the ATmega16 has neither address nor data pins. Instead, it has 32 general purpose I/O pins PAO-PA7, PBO-PB7,

¹We also added a reset button and connectors for the SIO and PIO pins, but leave out the power supply circuitry and the serial connector to avoid cluttering the layout.




Figure 1.2: ATmega16 board superposed on the Z80 board.




Figure 1.3: Pinouts of the Z80 processor (left) and the ATmega16 controller (right).

PC0-PC7, PD0-PD7, which can be used for different functions. For example, PD0 and PD1 can be used as the receive and transmit lines of the built-in serial interface. Apart from the power supply, the only dedicated pins on the ATmega16 are RESET, external crystal/oscillator XTAL1 and XTAL2, and analog voltage reference AREF.

Now that we have convinced you that microcontrollers are great, there is the question of which microcontroller to use for a given application. Since costs are important, it is only logical to select the cheapest device that matches the application's needs. As a result, microcontrollers are generally tailored for specific applications, and there is a wide variety of microcontrollers to choose from.

The first choice a designer has to make is the *controller family* – it defines the controller's archi-

tecture. All controllers of a family contain the same processor core and hence are code-compatible, but they differ in the additional components like the number of timers or the amount of memory. There are numerous microcontrollers on the market today, as you can easily confirm by visiting the webpages of one or two electronics vendors and browsing through their microcontroller stocks. You will find that there are many different controller families like 8051, PIC, HC, ARM to name just a few, and that even within a single controller family you may again have a choice of many different controllers.

Controller	Flash	SRAM	EEPROM	I/O-Pins	A/D	Interfaces
	(KB)	(Byte)	(Byte)		(Channels)	
AT90C8534	8	288	512	7	8	
AT90LS2323	2	128	128	3		
AT90LS2343	2	160	128	5		
AT90LS8535	8	512	512	32	8	UART, SPI
AT90S1200	1	64		15		
AT90S2313	2	160	128	15		
ATmega128	128	4096	4096	53	8	JTAG, SPI, IIC
ATmega162	16	1024	512	35		JTAG, SPI
ATmega169	16	1024	512	53	8	JTAG, SPI, IIC
ATmega16	16	1024	512	32	8	JTAG, SPI, IIC
ATtiny11	1		64	5+1 In		
ATtiny12	1		64	6		SPI
ATtiny15L	1		64	6	4	SPI
ATtiny26	2	128	128		16	SPI
ATtiny28L	2	128		11+8 In		

Table 1.1: Comparison of AVR 8-bit controllers (AVR, ATmega, ATtiny).

Table 1.1² shows a selection of microcontrollers of Atmel's AVR family. The one thing all these controllers have in common is their AVR processor core, which contains 32 *general purpose* registers and executes most instructions within one clock cycle.

After the controller family has been selected, the next step is to choose the right controller for the job (see [Ber02] for a more in-depth discussion on selecting a controller). As you can see in Table 1.1 (which only contains the most basic features of the controllers, namely memory, digital and analog I/O, and interfaces), the controllers vastly differ in their memory configurations and I/O. The chosen controller should of course cover the hardware requirements of the application, but it is also important to estimate the application's speed and memory requirements and to select a controller that offers enough performance. For memory, there is a rule of thumb that states that an application should take up no more than 80% of the controller's memory – this gives you some buffer for later additions. The rule can probably be extended to all controller resources in general; it always pays to have some reserves in case of unforseen problems or additional features.

Of course, for complex applications a before-hand estimation is not easy. Furthermore, in 32-bit microcontrollers you generally also include an operating system to support the application and

²This table was assembled in 2003. Even then, it was not complete; we have left out all controllers not recommended for new designs, plus all variants of one type. Furthermore, we have left out several ATmega controllers. You can find a complete and up-to-date list on the homepage of Atmel [Atm].

1.1. INTRODUCTION 5

its development, which increases the performance demands even more. For small 8-bit controllers, however, only the application has to be considered. Here, rough estimations can be made e.g. based on previous and/or similar projects.

The basic internal designs of microcontrollers are pretty similar. Figure 1.4 shows the block diagram of a typical microcontroller. All components are connected via an internal bus and are all integrated on one chip. The modules are connected to the outside world via I/O pins.




Figure 1.4: Basic layout of a microcontroller.

The following list contains the modules typically found in a microcontroller. You can find a more detailed description of these components in later sections.

- **Processor Core:** The CPU of the controller. It contains the arithmetic logic unit, the control unit, and the registers (stack pointer, program counter, accumulator register, register file, ...).
- **Memory:** The memory is sometimes split into program memory and data memory. In larger controllers, a DMA controller handles data transfers between peripheral components and the memory.
- **Interrupt Controller:** Interrupts are useful for interrupting the normal program flow in case of (important) external or internal events. In conjunction with sleep modes, they help to conserve power.
- **Timer/Counter:** Most controllers have at least one and more likely 2-3 Timer/Counters, which can be used to timestamp events, measure intervals, or count events.
 - Many controllers also contain PWM (pulse width modulation) outputs, which can be used to drive motors or for safe breaking (antilock brake system, ABS). Furthermore the PWM output can, in conjunction with an external filter, be used to realize a cheap digital/analog converter.
- **Digital I/O:** Parallel digital I/O ports are one of the main features of microcontrollers. The number of I/O pins varies from 3-4 to over 90, depending on the controller family and the controller type.

Analog I/O: Apart from a few small controllers, most microcontrollers have integrated analog/digital converters, which differ in the number of channels (2-16) and their resolution (8-12 bits). The analog module also generally features an analog comparator. In some cases, the microcontroller includes digital/analog converters.

Interfaces: Controllers generally have at least one serial interface which can be used to download the program and for communication with the development PC in general. Since serial interfaces can also be used to communicate with external peripheral devices, most controllers offer several and varied interfaces like SPI and SCI.

Many microcontrollers also contain integrated bus controllers for the most common (field)busses. IIC and CAN controllers lead the field here. Larger microcontrollers may also contain PCI, USB, or Ethernet interfaces.

Watchdog Timer: Since safety-critical systems form a major application area of microcontrollers, it is important to guard against errors in the program and/or the hardware. The watchdog timer is used to reset the controller in case of software "crashes".

Debugging Unit: Some controllers are equipped with additional hardware to allow remote debugging of the chip from the PC. So there is no need to download special debugging software, which has the distinct advantage that erroneous application code cannot overwrite the debugger.

Contrary to processors, (smaller) controllers do not contain a MMU (Memory Management Unit), have no or a very simplified instruction pipeline, and have no cache memory, since both costs and the ability to calculate execution times (some of the embedded systems employing controllers are real-time systems, like X-by-wire systems in automotive control) are important issues in the microcontroller market.

To summarize, a microcontroller is a (stripped-down) processor which is equipped with memory, timers, (parallel) I/O pins and other on-chip peripherals. The driving element behind all this is cost: Integrating all elements on one chip saves space and leads to both lower manufacturing costs and shorter development times. This saves both time and money, which are key factors in embedded systems. Additional advantages of the integration are easy upgradability, lower power consumption, and higher reliability, which are also very important aspects in embedded systems. On the downside, using a microcontroller to solve a task in software that could also be solved with a hardware solution will not give you the same speed that the hardware solution could achieve. Hence, applications which require very short reaction times might still call for a hardware solution. Most applications, however, and in particular those that require some sort of human interaction (microwave, mobile phone), do not need such fast reaction times, so for these applications microcontrollers are a good choice.

1.2 Frequently Used Terms

Before we concentrate on microcontrollers, let us first list a few terms you will frequently encounter in the embedded systems field.

Microprocessor: This is a normal CPU (Central Processing Unit) as you can find in a PC. Communication with external devices is achieved via a data bus, hence the chip mainly features data and address pins as well as a couple of control pins. All peripheral devices (memory, floppy controller, USB controller, timer, ...) are connected to the bus. A microprocessor cannot be

1.3. NOTATION 7

operated stand-alone, at the very least it requires some memory and an output device to be useful.

Please note that a processor is no controller. Nevertheless, some manufacturers and vendors list their controllers under the term "microprocessor". In this text we use the term *processor* just for the processor core (the CPU) of a microcontroller.

- **Microcontroller:** A microcontroller already contains all components which allow it to operate standalone, and it has been designed in particular for monitoring and/or control tasks. In consequence, in addition to the processor it includes memory, various interface controllers, one or more timers, an interrupt controller, and last but definitely not least general purpose I/O pins which allow it to directly interface to its environment. Microcontrollers also include bit operations which allow you to change one bit within a byte without touching the other bits.
- **Mixed-Signal Controller:** This is a microcontroller which can process both digital and analog signals.
- **Embedded System:** A major application area for microcontrollers are *embedded systems*. In embedded systems, the control unit is integrated into the system³. As an example, think of a cell phone, where the controller is included in the device. This is easily recognizable as an embedded system. On the other hand, if you use a normal PC in a factory to control an assembly line, this also meets many of the definitions of an embedded system. The same PC, however, equipped with a normal operating system and used by the night guard to kill time is certainly no embedded system.
- **Real-Time System:** Controllers are frequently used in *real-time systems*, where the reaction to an event has to occur within a specified time. This is true for many applications in aerospace, railroad, or automotive areas, e.g., for brake-by-wire in cars.
- **Embedded Processor:** This term often occurs in association with embedded systems, and the differences to controllers are often very blurred. In general, the term "embedded processor" is used for high-end devices (32 bits), whereas "controller" is traditionally used for low-end devices (4, 8, 16 bits). Motorola for example files its 32 bit controllers under the term "32-bit embedded processors".
- **Digital Signal Processor** (DSP): Signal processors are used for applications that need to —no surprise here—process signals. An important area of use are telecommunications, so your mobile phone will probably contain a DSP. Such processors are designed for fast addition and multiplication, which are the key operations for signal processing. Since tasks which call for a signal processor may also include control functions, many vendors offer hybrid solutions which combine a controller with a DSP on one chip, like Motorola's DSP56800.

1.3 Notation

There are some notational conventions we will follow throughout the text. Most notations will be explained anyway when they are first used, but here is a short overview:

An embedded system is a special-purpose computer system built into a larger device. An embedded system is typically required to meet very different requirements than a general-purpose personal computer.

Other definitions allow the computer to be separate from the controlled device. All definitions have in common that the computer/controller is designed and used for a special-purpose and cannot be used for general purpose tasks.

³The exact definition of what constitutes an embedded system is a matter of some dispute. Here is an example definition of an online-encyclopaedia [Wik]:

- When we talk about the values of digital lines, we generally mean their logical values, 0 or 1. We indicate the complement of a logical value X with \overline{X} , so $\overline{1} = 0$ and $\overline{0} = 1$.
- Hexadecimal values are denoted by a preceding \$ or 0x. Binary values are either given like decimal values if it is obvious that the value is binary, or they are marked with $(\cdot)_2$.
- The notation M[X] is used to indicate a memory access at address X.
- In our assembler examples, we tend to use general-purpose registers, which are labeled with R and a number, e.g., R0.
- The \propto sign means "proportional to".
- In a few cases, we will need intervals. We use the standard interval notations, which are [.,.] for a closed interval, [.,.) and (.,.] for half-open intervals, and (.,.) for an open interval. Variables denoting intervals will be overlined, e.g. $\bar{d}_{latch} = (0,1]$. The notation $\bar{d}_{latch} + 2$ adds the constant to the interval, resulting in (0,1] + 2 = (2,3].
- We use k as a generic variable, so do not be surprised if k means different things in different sections or even in different paragraphs within a section.

Furthermore, you should be familiar with the following *power prefixes*⁴:

Name	Prefix	Power	Name	Prefix	Power
kilo	k	10^{3}	milli	m	10^{-3}
mega	M	10^{6}	micro	μ , u	10^{-6}
giga	G	10^9	nano	n	10^{-9}
tera	T	10^{12}	pico	p	10^{-12}
peta	P	10^{15}	femto	f	10^{-15}
exa	E	10^{18}	atto	a	10^{-18}
zetta	Z	10^{21}	zepto	Z	$\begin{vmatrix} 10^{-21} \\ 10^{-24} \end{vmatrix}$
yotta	Y	10^{24}	yocto	у	10^{-24}

Table 1.2: Power Prefixes

1.4 Exercises

Exercise 1.1 What is the difference between a microcontroller and a microprocessor?

Exercise 1.2 Why do microcontrollers exist at all? Why not just use a normal processor and add all necessary peripherals externally?

Exercise 1.3 What do you believe are the three biggest fields of application for microcontrollers? Discuss you answers with other students.

Exercise 1.4 Visit the homepage of some electronics vendors and compare their stock of microcontrollers.

(a) Do all vendors offer the same controller families and manufacturers?

 $^{^4}$ We include the prefixes for ± 15 and beyond for completeness' sake – you will probably not encounter them very often.

1.4. EXERCISES 9

(b) Are prices for a particular controller the same? If no, are the price differences significant?

- (c) Which controller families do you see most often?
- **Exercise 1.5** Name the basic components of a microcontroller. For each component, give an example where it would be useful.
- **Exercise 1.6** What is an *embedded system*? What is a *real-time system*? Are these terms synonyms? Is one a subset of the other? Why or why not?
- Exercise 1.7 Why are there so many microcontrollers? Wouldn't it be easier for both manufacturers and consumers to have just a few types?
- **Exercise 1.8** Assume that you have a task that requires 18 inputs, 15 outputs, and 2 analog inputs. You also need 512 bytes to store data. Which controllers of Table 1.1 can you use for the application?

Chapter 2

Microcontroller Components

2.1 Processor Core

The processor core (CPU) is the main part of any microcontroller. It is often taken from an existing processor, e.g. the MC68306 microcontroller from Motorola contains a 68000 CPU. You should already be familiar with the material in this section from other courses, so we will briefly repeat the most important things but will not go into details. An informative book about computer architecture is [HP90] or one of its successors.

2.1.1 Architecture




Figure 2.1: Basic CPU architecture.

A basic CPU architecture is depicted in Figure 2.1. It consists of the *data path*, which executes instructions, and of the *control unit*, which basically tells the data path what to do.

Arithmetic Logic Unit

At the core of the CPU is the *arithmetic logic unit* (ALU), which is used to perform computations (AND, ADD, INC, ...). Several control lines select which operation the ALU should perform on the input data. The ALU takes two inputs and returns the result of the operation as its output. Source and destination are taken from registers or from memory. In addition, the ALU stores some information about the nature of the result in the *status register* (also called *condition code register*):

Z (**Zero**): The result of the operation is zero.

N (**Negative**): The result of the operation is negative, that is, the *most significant bit* (msb) of the result is set (1).

O (**Overflow**): The operation produced an overflow, that is, there was a change of sign in a two's-complement operation.

C (**Carry**): The operation produced a carry.

Two's complement

Since computers only use 0 and 1 to represent numbers, the question arose how to represent negative integer numbers. The basic idea here is to invert all bits of a positive integer to get the corresponding negative integer (this would be the *one's complement*). But this method has the slight drawback that zero is represented twice (all bits 0 and all bits 1). Therefore, a better way is to represent negative numbers by inverting the positive number and adding 1. For +1 and a 4-bit representation, this leads to:

$$1 = 0001 \rightarrow -1 = 1110 + 1 = 1111.$$

For zero, we obtain

$$0 = 0000 \rightarrow -0 = 1111 + 1 = 0000$$
,

so there is only one representation for zero now. This method of representation is called the *two's complement* and is used in microcontrollers.

Register File

The register file contains the working registers of the CPU. It may either consist of a set of *general purpose registers* (generally 16–32, but there can also be more), each of which can be the source or destination of an operation, or it consists of some *dedicated registers*. Dedicated registers are e.g. an *accumulator*, which is used for arithmetic/logic operations, or an *index register*, which is used for some addressing modes.

In any case, the CPU can take the operands for the ALU from the file, and it can store the operation's result back to the register file. Alternatively, operands/result can come from/be stored to the memory. However, memory access is much slower than access to the register file, so it is usually wise to use the register file if possible.

Example: Use of Status Register

The status register is very useful for a number of things, e.g., for adding or subtracting numbers that exceed the CPU word length. The CPU offers operations which make use of the carry flag, like ADDC^a (add with carry). Consider for example the operation 0x01f0 + 0x0220 on an 8-bit CPU^b c:

```
CLC ; clear carry flag

LD R0, #0xf0 ; load first low byte into register R0

ADDC R0, #0x20 ; add 2nd low byte with carry (carry <- 1)

LD R1, #0x01 ; load first high byte into R0

ADDC R1, #0x02 ; add 2nd high byte, carry from

; previous ADC is added
```

The first ADDC stores 0x10 into R0, but sets the carry bit to indicate that there was an overflow. The second ADDC simply adds the carry to the result. Since there is no overflow in this second operation, the carry is cleared. R1 and R0 contain the 16 bit result 0x0410. The same code, but with a normal ADD (which does not use the carry flag), would have resulted in 0x0310.

Stack Pointer

The *stack* is a portion of consecutive memory in the data space which is used by the CPU to store return addresses and possibly register contents during subroutine and interrupt service routine calls. It is accessed with the commands PUSH (put something on the stack) and POP (remove something from the stack). To store the current fill level of the stack, the CPU contains a special register called the *stack pointer* (SP), which points to the top of the stack. Stacks typically grow "down", that is, from the higher memory addresses to the lower addresses. So the SP generally starts at the end of the data memory and is decremented with every push and incremented with every pop. The reason for placing the stack pointer at the end of the data memory is that your variables are generally at the start of the data memory, so by putting the stack at the end of the memory it takes longest for the two to collide.

Unfortunately, there are two ways to interpret the memory location to which the SP points: It can either be seen as the first free address, so a PUSH should store data there and then decrement the stack pointer as depicted in Figure 2.2¹ (the Atmel AVR controllers use the SP that way), or it can be seen as the last used address, so a PUSH first decrements the SP and then stores the data at the new address (this interpretation is adopted for example in Motorola's HCS12). Since the SP must be initialized by the programmer, you must look up how your controller handles the stack and either initialize the SP

^aWe will sometimes use assembler code to illustrate points. We do not use any specific assembly language or instruction set here, but strive for easily understood pseudo-code.

^bA # before a number denotes a constant.

 $[^]c$ We will denote hexadecimal values with a leading \$ (as is generally done in Assembly language) or a leading $0 \times (as \text{ is done in } C)$.

¹Do not be confused by the fact that the SP appears to increase with the PUSH operation. Memory is generally depicted with the smallest address at the top and the largest address (\$FF in our case) at the bottom. So if the SP goes up, its value decreases.




Figure 2.2: Stack operation (decrement first).

to the last address in memory (if a push stores first and decrements afterwards) or to the last address + 1 (if the push decrements first).

As we have mentioned, the controller uses the stack during subroutine calls and interrupts, that is, whenever the normal program flow is interrupted and should resume later on. Since the return address is a pre-requisite for resuming program execution after the point of interruption, every controller pushes at least the return address onto the stack. Some controllers even save register contents on the stack to ensure that they do not get overwritten by the interrupting code. This is mainly done by controllers which only have a small set of dedicated registers.

Control Unit

Apart from some special situations like a HALT instruction or the reset, the CPU constantly executes program instructions. It is the task of the *control unit* to determine which operation should be executed next and to configure the data path accordingly. To do so, another special register, the *program counter* (PC), is used to store the address of the next program instruction. The control unit loads this instruction into the *instruction register* (IR), decodes the instruction, and sets up the data path to execute it. Data path configuration includes providing the appropriate inputs for the ALU (from registers or memory), selecting the right ALU operation, and making sure that the result is written to the correct destination (register or memory). The PC is either incremented to point to the next instruction in the sequence, or is loaded with a new address in the case of a jump or subroutine call. After a reset, the PC is typically initialized to \$0000.

Traditionally, the control unit was *hard-wired*, that is, it basically contained a look-up table which held the values of the control lines necessary to perform the instruction, plus a rather complex decoding logic. This meant that it was difficult to change or extend the instruction set of the CPU. To ease the design of the control unit, *Maurice Wilkes* reflected that the control unit is actually a small CPU by itself and could benefit from its own set of *microinstructions*. In his subsequent control unit design, program instructions were broken down into microinstructions, each of which did some small part of the whole instruction (like providing the correct register for the ALU). This essentially made control design a programming task: Adding a new instruction to the instruction set boiled down to programming the instruction in microcode. As a consequence, it suddenly became comparatively

easy to add new and complex instructions, and instruction sets grew rather large and powerful as a result. This earned the architecture the name *Complex Instruction Set Computer* (CISC). Of course, the powerful instruction set has its price, and this price is speed: Microcoded instructions execute slower than hard-wired ones. Furthermore, studies revealed that only 20% of the instructions of a CISC machine are responsible for 80% of the code (80/20 rule). This and the fact that these complex instructions can be implemented by a combination of simple ones gave rise to a movement back towards simple hard-wired architectures, which were correspondingly called *Reduced Instruction Set Computer* (RISC).

RISC: The RISC architecture has simple, hard-wired instructions which often take only one or a few clock cycles to execute. RISC machines feature a small and fixed code size with comparatively few instructions and few addressing modes. As a result, execution of instructions is very fast, but the instruction set is rather simple.

CISC: The CISC architecture is characterized by its complex microcoded instructions which take many clock cycles to execute. The architecture often has a large and variable code size and offers many powerful instructions and addressing modes. In comparison to RISC, CISC takes longer to execute its instructions, but the instruction set is more powerful.

Of course, when you have two architectures, the question arises which one is better. In the case of RISC vs. CISC, the answer depends on what you need. If your solution frequently employs a powerful instruction or addressing mode of a given CISC architecture, you probably will be better off using CISC. If you mainly need simple instructions and addressing modes, you are most likely better off using RISC. Of course, this choice also depends on other factors like the clocking frequencies of the processors in question. In any case, you must know what you require from the architecture to make the right choice.

Von Neumann versus Harvard Architecture

In Figure 2.1, instruction memory and data memory are depicted as two separate entities. This is not always the case, both instructions and data may well be in one shared memory. In fact, whether program and data memory are integrated or separate is the distinction between two basic types of architecture:

Von Neumann Architecture: In this architecture, program and data are stored together and are accessed through the same bus. Unfortunately, this implies that program and data accesses may conflict (resulting in the famous *von Neumann bottleneck*), leading to unwelcome delays.

Harvard Architecture: This architecture demands that program and data are in separate memories which are accessed via separate buses. In consequence, code accesses do not conflict with data accesses which improves system performance. As a slight drawback, this architecture requires more hardware, since it needs two busses and either two memory chips or a dual-ported memory (a memory chip which allows two independent accesses at the same time).

2.1.2 Instruction Set

The *instruction set* is an important characteristic of any CPU. It influences the code size, that is, how much memory space your program takes. Hence, you should choose the controller whose instruction set best fits your specific needs. The metrics of the instruction set that are important for a design decision are

Example: CISC vs. RISC

Let us compare a complex CISC addressing mode with its implementation in a RISC architecture. The 68030 CPU from Motorola offers the addressing mode "memory indirect preindexed, scaled":

```
MOVE D1, ([24, A0, 4*D0])
```

This operation stores the contents of register D1 into the memory address

$$24 + [A0] + 4 * [D0]$$

where square brackets designate "contents of" the register or memory address.

To simulate this addressing mode on an Atmel-like RISC CPU, we need something like the following:

```
LD R1, X ; load data indirect (from [X] into R1)
LSL R1 ; shift left -> multiply with 2
LSL R1 ; 4*[D0] completed

MOV X, R0 ; set pointer (load A0)
LD R0, X ; load indirect ([A0] completed)
ADD R0, R1 ; add obtained pointers ([A0]+4*[D0])
LDI R1, $24 ; load constant ($ = hex)
ADD R0, R1 ; and add (24+[A0]+4*[D0])
MOV X, R0 ; set up pointer for store operation
ST X, R2 ; write value ([24+[A0]+4*[D0]] <- R2)
```

In this code, we assume that R0 takes the place of A0, X replaces D0, and R2 contains the value of D1.

Although the RISC architecture requires 10 instructions to do what the 68030 does in one, it is actually not slower: The 68030 instruction takes 14 cycles to complete, the corresponding RISC code requires 13 cycles, assuming that all instructions take one clock cycle, except memory load/store, which take two.

- Instruction Size
- Execution Speed
- Available Instructions
- · Addressing Modes

Instruction Size

An instruction contains in its opcode information about both the operation that should be executed and its operands. Obviously, a machine with many different instructions and addressing modes requires longer opcodes than a machine with only a few instructions and addressing modes, so CISC machines tend to have longer opcodes than RISC machines.

Note that longer opcodes do not necessarily imply that your program will take up more space than on a machine with short opcodes. As we pointed out in our CISC vs. RISC example, it depends on

Example: Some opcodes of the ATmega16

The ATmega16 is an 8-bit harvard RISC controller with a fixed opcode size of 16 or in some cases 32 bits. The controller has 32 general purpose registers. Here are some of its instructions with their corresponding opcodes.

instruction	result	operand conditions	opcode
ADD Rd, Rr	$Rd + Rd \leftarrow Rr$	$0 \le d \le 31,$	0000 11rd dddd rrrr
		$0 \le r \le 31$	
AND Rd, Rr	$Rd \leftarrow Rd \& Rr$	$0 \le d \le 31$,	0010 00rd dddd rrrr
		$0 \le r \le 31$	
NOP			0000 0000 0000 0000
LDI Rd, K	$Rd \leftarrow K$	$16 \le d \le 31$,	1110 KKKK dddd KKKK
		$0 \le K \le 255$	
LDS Rd, k	$Rd \leftarrow [k]$	$0 \le d \le 31,$	1001 000d dddd 0000
		$0 \le k \le 65535$	kkkk kkkk kkkk

Note that the LDI instruction, which loads a register with a constant, only operates on the upper 16 out of the whole 32 registers. This is necessary because there is no room in the 16 bit to store the 5th bit required to address the lower 16 registers as well, and extending the operation to 32 bits just to accommodate one more bit would be an exorbitant waste of resources.

The last instruction, LDS, which loads data from the data memory, actually requires 32 bits to accommodate the memory address, so the controller has to perform two program memory accesses to load the whole instruction.

what you need. For instance, the 10 lines of ATmega16 RISC code require 20 byte of code (each instruction is encoded in 16 bits), whereas the 68030 instruction fits into 4 bytes. So here, the 68030 clearly wins. If, however, you only need instructions already provided by an architecture with short opcodes, it will most likely beat a machine with longer opcodes. We say "most likely" here, because CISC machines with long opcodes tend to make up for this deficit with *variable size instructions*. The idea here is that although a complex operation with many operands may require 32 bits to encode, a simple NOP (no operation) without any arguments could fit into 8 bits. As long as the first byte of an instructions makes it clear whether further bytes should be decoded or not, there is no reason not to allow simple instructions to take up only one byte. Of course, this technique makes instruction fetching and decoding more complicated, but it still beats the overhead of a large fixed-size opcode. RISC machines, on the other hand, tend to feature short but fixed-size opcodes to simplify instruction decoding.

Obviously, a lot of space in the opcode is taken up by the operands. So one way of reducing the instruction size is to cut back on the number of operands that are explicitly encoded in the opcode. In consequence, we can distinguish four different architectures, depending on how many explicit operands a binary operation like ADD requires:

Stack Architecture: This architecture, also called *0-address format architecture*, does not have any explicit operands. Instead, the operands are organized as a stack: An instruction like ADD takes the top-most two values from the stack, adds them, and puts the result on the stack.

Accumulator Architecture: This architecture, also called *1-address format architecture*, has an ac-

- cumulator which is always used as one of the operands and as the destination register. The second operand is specified explicitly.
- **2-address Format Architecture:** Here, both operands are specified, but one of them is also used as the destination to store the result. Which register is used for this purpose depends on the processor in question, e.g., the ATmega16 controller uses the first register as implicit destination, whereas the 68000 processor uses the second register.
- **3-address Format Architecture:** In this architecture, both source operands and the destination are explicitly specified. This architecture is the most flexible, but of course it also has the longest instruction size.

Table 2.1 shows the differences between the architectures when computing (A+B)*C. We assume that in the cases of the 2- and 3-address format, the result is stored in the first register. We also assume that the 2- and 3-address format architectures are *load/store architectures*, where arithmetic instructions only operate on registers. The last line in the table indicates where the result is stored.

stack	accumulator	2-address format	3-address format
PUSH A	LOAD A	LOAD R1, A	LOAD R1, A
PUSH B	ADD B	LOAD R2, B	LOAD R2, B
ADD	MUL C	ADD R1, R2	ADD R1, R1, R2
PUSH C		LOAD R2, C	LOAD R2, C
MUL		MUL R1, R2	MUL R1, R1, R2
stack	accumulator	R1	R1

Table 2.1: Comparison between architectures.

Execution Speed

The execution speed of an instruction depends on several factors. It is mostly influenced by the complexity of the architecture, so you can generally expect a CISC machine to require more cycles to execute an instruction than a RISC machine. It also depends on the word size of the machine, since a machine that can fetch a 32 bit instruction in one go is faster than an 8-bit machine that takes 4 cycles to fetch such a long instruction. Finally, the oscillator frequency defines the absolute speed of the execution, since a CPU that can be operated at 20 MHz can afford to take twice as many cycles and will still be faster than a CPU with a maximum operating frequency of 8 MHz.

Available Instructions

Of course, the nature of available instructions is an important criterion for selecting a controller. Instructions are typically parted into several classes:

Arithmetic-Logic Instructions: This class contains all operations which compute something, e.g., ADD, SUB, MUL, ..., and logic operations like AND, OR, XOR, It may also contain bit operations like BSET (set a bit), BCLR (clear a bit), and BTST (test whether a bit is set). Bit operations are an important feature of the microcontroller, since it allows to access single bits without changing the other bits in the byte. As we will see in Section 2.3, this is a very useful feature to have.

Shift operations, which move the contents of a register one bit to the left or to the right, are typically provided both as logical and as arithmetical operations. The difference lies in their treatment of the most significant bit when shifting to the right (which corresponds to a division by 2). Seen arithmetically, the msb is the sign bit and should be kept when shifting to the right. So if the msb is set, then an arithmetic right-shift will keep the msb set. Seen logically, however, the msb is like any other bit, so here a right-shift will clear the msb. Note that there is no need to keep the msb when shifting to the left (which corresponds to a multiplication by 2). Here, a simple logical shift will keep the msb set anyway as long as there is no overflow. If an overflow occurs, then by not keeping the msb we simply allow the result to wrap, and the status register will indicate that the result has overflowed. Hence, an arithmetic shift to the left is the same as a logical shift.

Example: Arithmetic shift

To illustrate what happens in an arithmetic shift to the left, consider a 4-bit machine. Negative numbers are represented in two's complement, so e.g. -7 is represented as binary 1001. If we simply shift to the left, we obtain 0010 = 2, which is the same as -14 modulo 16. If we had kept the msb, the result would have been 1010 = -6, which is simply wrong.

Shifting to the right can be interpreted as a division by two. If we arithmetically right-shift -4 = 1100, we obtain 1110 = -2 since the msb remains set. In a logical shift to the right, the result would have been 0110 = 6.

Data Transfer: These operations transfer data between two registers, between registers and memory, or between memory locations. They contain the normal memory access instructions like LD (load) and ST (store), but also the stack access operations PUSH and POP.

Program Flow: Here you will find all instructions which influence the program flow. These include jump instructions which set the program counter to a new address, conditional branches like BNE (branch if the result of the prior instruction was not zero), subroutine calls, and calls that return from subroutines like RET or RETI (return from interrupt service routine).

Control Instructions: This class contains all instructions which influence the operation of the controller. The simplest such instruction is NOP, which tells the CPU to do nothing. All other special instructions, like power-management, reset, debug mode control, ... also fall into this class.

Addressing Modes

When using an arithmetic instruction, the application programmer must be able to specify the instruction's explicit operands. Operands may be constants, the contents of registers, or the contents of memory locations. Hence, the processor has to provide means to specify the type of the operand. While every processor allows you to specify the above-mentioned types, access to memory locations can be done in many different ways depending on what is required. So the number and types of addressing modes provided is another important characteristic of any processor. There are numerous addressing modes², but we will restrict ourselves to the most common ones.

²Unfortunately, there is no consensus about the names of the addressing modes. We follow [HP90, p. 98] in our nomenclature, but you may also find other names for these addressing modes in the literature.

immediate/literal: Here, the operand is a constant. From the application programmer's point of view, processors may either provide a distinct instruction for constants (like the LDI —load immediate— instruction of the ATmega16), or require the programmer to flag constants in the assembler code with some prefix like #.

register: Here, the operand is the register that contains the value or that should be used to store the result.

direct/absolute: The operand is a memory location.

register indirect: Here, a register is specified, but it only contains the memory address of the actual source or destination. The actual access is to this memory location.

autoincrement: This is a variant of indirect addressing where the contents of the specified register is incremented either before (pre-increment) or after (post-increment) the access to the memory location. The post-increment variant is very useful for iterating through an array, since you can store the base address of the array as an index into the array and then simply access each element in one instruction, while the index gets incremented automatically.

autodecrement: This is the counter-part to the autoincrement mode, the register value gets decremented. Again nice to have when iterating through arrays.

displacement/based: In this mode, the programmer specifies a constant and a register. The contents of the register is added to the constant to get the final memory location. This can again be used for arrays if the constant is interpreted as the base address and the register as the index within the array.

indexed: Here, two registers are specified, and their contents are added to form the memory address. The mode is similar to the displacement mode and can again be used for arrays by storing the base address in one register and the index in the other. Some controllers use a special register as the index register. In this case, it does not have to be specified explicitly.

memory indirect: The programmer again specifies a register, but the corresponding memory location is interpreted as a pointer, i.e., it contains the final memory location. This mode is useful e.g. for jump tables.

Table 2.2 shows the addressing modes in action. In the table, M[x] is an access to the memory address x, d is the data size, and #n indicates a constant. The notation is taken from [HP90] and varies from controller to controller.

As we have already mentioned, CISC processors feature more addressing modes than RISC processors, so RISC processors must construct more complex addressing modes with several instructions. Hence, if you often need a complex addressing mode, a CISC machine providing this mode may be the wiser choice.

Before we close this section, we would like to introduce you to a few terms you will often encounter:

- An instruction set is called *orthogonal* if you can use every instruction with every addressing mode.
- If it is only possible to address memory with special memory access instructions (LOAD, STORE), and all other instructions like arithmetic instructions only operate on registers, the architecture is called a *load/store architecture*.
- If all registers have the same function (apart from a couple of system registers like the PC or the SP), then these registers are called *general-purpose registers*.

addressing mode	example	result
immediate	ADD R1, #5	R1 ← R1 + 5
register	ADD R1, R2	$R1 \leftarrow R1 + R2$
direct	ADD R1, 100	$R1 \leftarrow R1 + M[100]$
register indirect	ADD R1, (R2)	$R1 \leftarrow R1 + M[R2]$
post-increment	ADD R1, (R2)+	$R1 \leftarrow R1 + M[R2]$
		$R2 \leftarrow R2 + d$
pre-decrement	ADD R1, -(R2)	$R2 \leftarrow R2 - d$
		$R1 \leftarrow R1 + M[R2]$
displacement	ADD R1, 100(R2)	$R1 \leftarrow R1 + M[100 + R2]$
indexed	ADD R1, (R2+R3)	$R1 \leftarrow R1 + M[R2+R3]$
memory indirect	ADD R1, @(R2)	$R1 \leftarrow R1 + M[M[R2]]$

Table 2.2: Comparison of addressing modes.

2.1.3 Exercises

Exercise 2.1.1 What are the advantages of the Harvard architecture in relation to the von Neumann architecture? If you equip a von Neumann machine with a dual-ported RAM (that is a RAM which allows two concurrent accesses), does this make it a Harvard machine, or is there still something missing?

Exercise 2.1.2 Why was RISC developed? Why can it be faster to do something with several instructions instead of just one?

Exercise 2.1.3 What are the advantages of general-purpose registers as opposed to dedicated registers? What are their disadvantages?

Exercise 2.1.4 In Section 2.1.2, we compared different address formats. In our example, the accumulator architecture requires the least instructions to execute the task. Does this mean that accumulator architectures are particularly code-efficient?

Exercise 2.1.5 What are the advantages and drawbacks of a load/store architecture?

Exercise 2.1.6 Assume that you want to access an array consisting of 10 words (a word has 16 bit) starting at memory address 100. Write an assembler program that iterates through the array (pseudocode). Compare the addressing modes register indirect, displacement, auto-increment, and indexed.

Exercise 2.1.7 Why do negative numbers in an arithmetic shift left (ASL) stay negative as long as there is no overflow, even though the sign bit is not treated any special? Can you prove that the sign bit remains set in an ASL as long as there is no overflow? Is it always true that even with an overflow the result will remain correct (modulo the range)?

2.2 Memory

In the previous chapter, you already encountered various memory types: The *register file* is, of course, just a small memory embedded in the CPU. Also, we briefly mentioned data being transferred between registers and the *data memory*, and instructions being fetched from the *instruction memory*.

Therefore, an obvious distinction of memory types can be made according to their function:

Register File: A (usually) relatively small memory embedded on the CPU. It is used as a scratchpad for temporary storage of values the CPU is working with - you could call it the CPU's short term memory.

Data Memory: For longer term storage, generic CPUs usually employ an external memory which is much larger than the register file. Data that is stored there may be short-lived, but may also be valid for as long as the CPU is running. Of course, attaching external memory to a CPU requires some hardware effort and thus incurs some cost. For that reason, microcontrollers usually sport on-chip data memory.

Instruction Memory: Like the data memory, the instruction memory is usually a relatively large external memory (at least with general CPUs). Actually, with von-Neumann-architectures, it may even be the same physical memory as the data memory. With microcontrollers, the instruction memory, too, is usually integrated right into the MCU.

These are the most prominent uses of memory in or around a CPU. However, there is more memory in a CPU than is immediately obvious. Depending on the type of CPU, there can be pipeline registers, caches, various buffers, and so on.

About memory embedded in an MCU: Naturally, the size of such on-chip memory is limited. Even worse, it is often not possible to expand the memory externally (in order to keep the design simple). However, since MCUs most often are used for relatively simple tasks and hence do not need excessive amounts of memory, it is prudent to include a small amount of data and instruction memory on the chip. That way, total system cost is decreased considerably, and even if the memory is not expandable, you are not necessarily stuck with it: Different members in a MCU family usually provide different amounts of memory, so you can choose a particular MCU which offers the appropriate memory space.

Now, the functional distinction of memory types made above is based on the way the memory is used. From a programmer's perspective, that makes sense. However, hardware or chip designers usually view memory rather differently: They prefer to distinguish according to the physical properties of the electronic parts the memory is made of. There, the most basic distinction would be *volatile* versus *non-volatile* memory. In this context, volatile means that the contents of the memory are lost as soon as the system's power is switched off.

Of course, there are different ways either type of memory can be implemented. Therefore, the distinction based on the physical properties can go into more detail. Volatile memory can be *static* or *dynamic*, and there is quite a variety of non-volatile memory types: *ROM*, *PROM*, *EPROM*, *EPROM*, *FLASH*, *NV-RAM*. Let's examine those more closely.

2.2. MEMORY 23




Figure 2.3: Types of Semiconductor Memory.

2.2.1 Volatile Memory

As mentioned above, volatile memory retains its contents only so long as the system is powered on. Then why should you use volatile memory at all, when non-volatile memory is readily available?

The problem here is that non-volatile memory is usually a lot slower, more involved to work with, and much more expensive. While the volatile memory in your PC has access times in the nanosecond range, some types of non-volatile memory will be unavailable for milliseconds after writing one lousy byte to them.

Where does the name RAM come from?

For historic reasons, volatile memory is generally called *RAM* – Random Access Memory. Of course, the random part does not mean that chance is involved in accessing the memory. That acronym was coined at an early stage in the development of computers. Back then, there were different types of volatile memory: One which allowed direct access to any address, and one which could only be read and written sequentially (so-called shift register memory). Engineers decided to call the former type 'random access memory', to reflect the fact that, from the memory's perspective, any 'random', i.e., arbitrary, address could be accessed. The latter type of memory is not commonly used any more, but the term RAM remains.

Static RAM

Disregarding the era of computers before the use of integrated circuits, *Static Random Access Memory* (*SRAM*) was the first type of volatile memory to be widely used. An SRAM chip consists of an array of cells, each capable of storing one bit of information. To store a bit of information, a so-called flip-flop is used, which basically consists of six transistors. For now, the internal structure of such a cell is beyond the scope of our course, so let's just view the cell as a black box. Looking at Figure 2.4, you see that one SRAM cell has the following inputs and outputs:

Data In D_{in} On this input, the cell accepts the one bit of data to be stored.

Data Out D_{out} As the name implies, this output reflects the bit that is stored in the cell.

Read/Write R/\overline{W} Via the logical value at this input, the type of access is specified: 0 means the cell is to be written to, i.e., the current state of D_{in} should be stored in the cell. 1 means that the cell is to be read, so it should set D_{out} to the stored value.

Cell Select CS As long as this input is logical 0, the cell does not accept any data present at D_{in} and keeps its output D_{out} in a so-called high resistance state, which effectively disconnects it from the rest of the system. On a rising edge, the cell either accepts the state at D_{in} as the new bit to store, or it sets D_{out} to the currently stored value.




Figure 2.4: An SRAM cell as a black box.

To get a useful memory, many such cells are arranged in a matrix as depicted in Figure 2.5. As you can see, all D_{out} lines are tied together. If all cells would drive their outputs despite not being addressed, a short between GND and VCC might occur, which would most likely destroy the chip. Therefore, the CS line is used to select one cell in the matrix and to put all other cells into their high resistance state. To address one cell and hence access one particular bit, SRAMs need some extra logic to facilitate such addressing (note that we use, of course, a simplified diagram).




Figure 2.5: A matrix of memory cells in an SRAM.

2.2. MEMORY 25

As you can see in Figure 2.5, a particular memory cell is addressed (i.e., its CE pulled high) when both its associated row and column are pulled high (the little squares with the ampersand in them are and-gates, whose output is high exactly when <u>both</u> inputs are high). The purpose is, of course, to save address lines. If we were to address each cell with an individual line, a 16Kx1 RAM (16 K bits), for example, would already require 16384 lines. Using the matrix layout with one and-gate per cell, 256 lines are sufficient.

While 256 address lines is much better than 16384, it is still inacceptably high for a device as simple as a 16Kx1 RAM – such pin counts would make your common microcontroller pale in comparison. However, we can decrease the address line count further: No more than one row and one column can be selected at any given time – else we would address more than one memory cell at the same time. We can use this fact to reduce the number of necessary lines by adding so-called decoders. An n-bit decoder is a component with n input pins and 2^n output pins, which are numbered O_0 to O_{2^n-1} . At the input pins, a binary number b is presented, and the decoder sets O_b to 1 and all other outputs to 0. So, instead of actually setting one of many rows, we just need the number of the row we wish to select, and the decoder produces the actual row lines. With that change, our 16Kx1 SRAM needs no more than 14 address lines.

Figure 2.6 depicts our SRAM from Figure 2.5 after adding the decoder.




Figure 2.6: Further reducing the number of external address pins.

Of course, one cell may be composed of more than one flip-flop. To make a 256x4 SRAM, we would use an array of 16x16 cells, each containing four flip-flops.

So much for the internals of a SRAM. Now, what do we actually see from the outside? Well, a SRAM usually has the following external connections (most of which you already know from the layout of one memory cell):

Address Lines $A_0 \dots A_{n-1}$ We just talked about these. They are used to select one memory cell out of a total of 2^n cells.

Data In (D_{in}) The function is basically the same as with one memory cell. For RAMs of width $n \ge 2$, this is actually a bus composed of n data lines.

Data Out (D_{out}) Same function as in a single memory cell. Like D_{in} , for RAMs of width $n \geq 2$, this would be a bus.

Chip Select (CS) or Chip Enable (CE) This is what Cell Select was for the memory cell.

Read/Write (R/\overline{W}) Again, this works just like R/\overline{W} in a memory cell.

Dynamic RAM

In contrast to a well known claim that nobody will ever need more than 640 kilobytes of RAM, there never seems to be enough memory available. Obviously, we would like to get as much storage capacity as possible out of a memory chip of a certain size.

Now, we already know that SRAM usually needs six transistors to store one single bit of information. Of course, the more transistors per cell are needed, the larger the silicon area will be. If we could reduce the number of components needed – say, we only use half as much transistors –, then we would get about twice the storage capacity.

That is what was achieved with *Dynamic Random Access Memory – DRAM*: The number of transistors needed per bit of information was brought down to one. This, of course, reduced the silicon area for a given cell count. So at the same chip size, a DRAM has much larger storage capacity compared to an SRAM.

How does that work? Well, instead of using a lot of transistors to build flip-flops, one bit of information is stored in a *capacitor*. Remember capacitors? They kind of work like little rechargeable batteries – you apply a voltage across them, and they store that voltage. Disconnect, and you have a loaded capacitor. Connect the pins of a loaded capacitor via a resistor, and an electrical current will flow, discharging the capacitor.

Now, where's the one transistor per memory cell we talked about, since the information is stored in a capacitor? Well, the information is indeed stored in a capacitor, but in order to select it for reading or writing, a transistor is needed.

By now, it should be obvious how a DRAM works: If you want to store a logical one, you address the memory cell you want to access by driving the transistor. Then, you apply a voltage, which charges the capacitor. To store a logical zero, you select the cell and discharge the capacitor. Want to read your information back? Well, you just have to check whether the capacitor is charged or not. Simple.

Too simple, of course – there is a catch. Actually, there are a number of catches, the most annoying one being the fact that there is no perfect insulation on the chip. Once the capacitor is loaded, it should keep the charge – theoretically. However, due to the flow of minimal currents through the non-perfect insulators on the chip (so-called *leakage currents*), the capacitor loses its charge, despite not being accessed. And since these capacitors are rather small, their capacity is accordingly small. This means that after loading the capacitor, the charge will unavoidably decrease. After some time (in the range of 10 to 100 ms), the charge will be lost, and the information with it.

2.2. MEMORY 27

So how did the engineers make DRAM work? Well, they kind of handed the problem over to the users: By accessing DRAM, the information is refreshed (the capacitors are recharged). So DRAM has to be accessed every few milliseconds or so, else the information is lost.

To remedy the refresh problem, DRAMs with built-in refresh logic are available, but that extra logic takes up a considerable portion of the chip, which is somewhat counter-productive and not necessarily needed: Often, the CPU does not need to access its RAM every cycle, but also has internal cycles to do its actual work. A DRAM refresh controller logic can use the cycles in between the CPUs accesses to do the refreshing.

DRAM has about four times larger storage capacity than SRAM at about the same cost and chip size. This means that DRAMs are available in larger capacities. However, that would also increase the number of address pins \Rightarrow larger package to accommodate them \Rightarrow higher cost. Therefore, it makes sense to reduce the number of external pins by multiplexing row and column number: First, the number of the row is presented at the address pins, which the DRAM internally stores. Then, the column number is presented. The DRAM combines it with the previously stored row number to form the complete address.

Apart from the need for memory refresh, there is another severe disadvantage of DRAM: It is much slower than SRAM. However, due to the high cost of SRAM, it is just not an option for common desktop PCs. Therefore, numerous variants of DRAM access techniques have been devised, steadily increasing the speed of DRAM memory.

In microcontrollers, you will usually find SRAM, as only moderate amounts of memory are needed, and the refresh logic required for DRAM would use up precious silicon area.

2.2.2 Non-volatile Memory

Contrary to SRAMs and DRAMs, non-volatile memories retain their content even when power is cut. But, as already mentioned, that advantage comes at a price: Writing non-volatile memory types is usually much slower and comparatively complicated, often downright annoying.

ROM

Read Only Memories (ROMs) were the first types of non-volatile semiconductor memories. Did we just say write access is more involved with non-volatile than with volatile memory? Well, in the case of ROM, we kind of lied: As the name implies, you simply cannot write to a ROM. If you want to use ROMs, you have to hand the data over to the chip manufacturer, where a specific chip is made containing your data.

A common type of ROM is the so-called *Mask-ROM* (MROM). An MROM, like any IC chip, is composed of several layers. The geometrical layout of those layers defines the chip's function. Just like a RAM, an MROM contains a matrix of memory cells. However, during fabrication, on one layer fixed connections between rows and columns are created, reflecting the information to be stored in the MROM.

During fabrication of an IC, masks are used to create the layers. The name Mask-ROM is derived from the one mask which defines the row-column connections.

PROM

Of course, using ROM is an option only for mass production – maybe tens of thousands of units, depending on the size of the MROM. For prototypes, the setup cost for such a production run is prohibitively expensive.

As an alternative, *Programmable Read Only Memory* (PROM) is available. These are basically matrices of memory cells, each containing a silicon fuse. Initially, each fuse is intact and each cell reads as a logical 1. By selecting a cell and applying a short but high current pulse, the cell's fuse can be destroyed, thereby programming a logical 0 into the selected cell.

Sometimes, you will encounter so-called *One Time Programmable* (OTP) microcontrollers. Those contain PROM as instruction memory on chip.

PROMs and OTP microcontrollers are, of course, not suitable for development, where the content of the memory may still need to be changed. But once the development process is finished, they are well-suited for middle range mass production, as long as the numbers are low enough that production of MROMs is not economically feasible.

EPROM

Even after the initial development is finished and the products are already in use, changes are often necessary. However, with ROMs or OTP microcontrollers, to change the memory content the actual IC has to be replaced, as its memory content is unalterable.

Erasable Programmable Read Only Memory (EPROM) overcomes this drawback. Here, programming is non-destructive. Memory is stored in so-called *field effect transistors* (FETs), or rather in one of their pins called gate. It is aptly named *floating gate*, as it is completely insulated from the rest of the circuit. However, by applying an appropriately high voltage, it is possible to charge the floating gate via a physical process called *avalanche injection*. So, instead of burning fuses, electrons are injected into the floating gate, thus closing the transistor switch.

Once a cell is programmed, the electrons should remain in the floating gate indefinitely. However, as with DRAMs, minimal leakage currents flow through the non-perfect insulators. Over time, the floating gate loses enough electrons to become un-programmed. In the EPROM's datasheet, the manufacturer specifies how long the memory content will remain intact; usually, this is a period of about ten years.

In the case of EPROMs, however, this limited durability is actually used to an advantage: By exposing the silicon chip to UV light, the process can be accelerated. After about 30 minutes, the UV light will have discharged the floating gates, and the EPROM is erased. That is why EPROMS have a little glass window in their package, through which the chip is visible. Usually, this window is covered by a light proof protective seal. To erase the EPROM, you remove the seal and expose the chip to intense UV light (since this light is strong enough to permanently damage the human eye, usually an EPROM eraser is used, where the EPROM is put into a light-proof box and then exposed to UV light).

Incidentally, often EPROMs are used as PROMs. So-called *One Time Programmable EPROMs* (OTP-EPROMs) are common EPROMs, as far as the chip is concerned, but they lack the glass window in the package. Of course, they cannot be erased, but since the embedded glass window makes the package quite expensive, OTP-EPROMS are much cheaper to manufacture. The advantage over PROM is that when going to mass production, the type of memory components used does not change. After all, the OTP-EPROM used for mass production is, in fact, an EPROM just like the one used in prototyping and testing, just without the little window. To go from EPROM to PROM would imply a different component, with different electrical characteristics and possibly even different pinout.

EEPROM

With EPROMs, the programming and in particular the erasing process is quite involved. To program them, a special programming voltage is used, which is usually higher than the operating voltage. To

2.2. MEMORY 29

erase them, a UV light source is needed. Obviously, a technological improvement was in order.

The *EEPROM* (Electrically Erasable and Programmable ROM) has all the advantages of an EPROM without the hassle. No special voltage is required for programming anymore, and – as the name implies – no more UV light source is needed for erasing. EEPROM works very similar to EPROM, except that the electrons can be removed from the floating gate by applying an elevated voltage.

We got a little carried away there when we claimed that no special voltage is necessary: An elevated voltage is still needed, but it is provided on-chip via so-called *charge pumps*, which can generate higher voltages than are supplied to the chip externally.

Of course, EEPROMs have their limitations, too: They endure a limited number of write/erase-cycles only (usually in the order of 100.000 cycles), and they do not retain their information indefinitely, either.

EEPROMs are used quite regularly in microcontroller applications. However, due to their limited write endurance, they should be used for longer term storage rather than as scratch memory. One example where EEPROMs are best used is the storage of calibration parameters.

Flash

Now, EEPROM seems to be the perfect choice for non-volatile memory. However, there is one drawback: It is rather expensive. As a compromise, *Flash* EEPROM is available. Flash is a variant of EEPROM where erasing is not possible for each address, but only for larger blocks or even the entire memory (erased 'in a *flash*', so to speak). That way, the internal logic is simplified, which in turn reduces the price considerably. Also, due to the fact that it is not possible to erase single bytes, Flash EEPROM is commonly used for program, not data memory. This, in turn, means that reduced endurance is acceptable – while you may reprogram a data EEPROM quite often, you will usually not reprogram a microcontroller's program Flash 100.000 times. Therefore, Flash-EEPROMs often have a lower guaranteed write/erase cycle endurance compared to EEPROMs – about 1.000 to 10.000 cycles. This, too, makes Flash-EEPROMs cheaper.

NVRAM

Finally, there is a type of memory that combines the advantages of volatile and non-volatile memories: *Non-Volatile RAM* (NVRAM). This can be achieved in different ways. One is to just add a small internal battery to an SRAM device, so that when external power is switched off, the SRAM still retains its content. Another variant is to combine a SRAM with an EEPROM in one package. Upon power-up, data is copied from the EEPROM to the SRAM. During operation, data is read from and written to the SRAM. When power is cut off, the data is copied to the EEPROM.

2.2.3 Accessing Memory

Many microcontrollers come with on-chip program and data memory. Usually, the program memory will be of the Flash-EEPROM type, and the data memory will be composed of some SRAM and some EEPROM. How does a particular address translate in terms of the memory addressed? Basically, there are two methods:

• Each memory is addressed separately, see Figure 2.7.




Figure 2.7: Separate Memory Addressing.

The address ranges of the three different memory types can be the same. The programmer specifies which memory is to be accessed by using different access methods. E.g., to access EEPROM, a specific EEPROM-index register is used.

• All memory types share a common address range, see Figure 2.8.




Figure 2.8: Different memory types mapped into one address range.

Here, the programmer accesses EEPROM in the same way as SRAM. The microcontroller uses the address to decide which memory the access goes to. For example, EEPROM could be assigned an address range of 0x1000 - 0x2000, while SRAM shows up in the range 0x2000 - 0x3000. Now, when the programmer accesses address 0x1800, the microcontroller knows that this is in the EEPROM range, and therefore it will access the EEPROM. While this method is very straightforward, it is also inherently less safe: A wrong address can lead to the wrong type of memory being accessed. This would be especially dangerous if you were to inadvertently access the EEPROM instead of SRAM – with frequent access, the EEPROM could wear out in

2.2. MEMORY 31

a matter of minutes. Separate memory addressing, on the other hand, comes with an implicit protection against access to the wrong type of memory.

When accessing byte-addressed memory word-wise, there is a special pitfall to be considered: Suppose a 16 bit controller writes a word (two bytes) into SRAM, say at address 0x0100. The word consists of a low and a high byte. Now, in what order are the bytes to be written? There are two variants: the low byte could go to 0x0100 and the high byte to the next address (0x0101), or the other way around. That is the problem of endianness:

Big Endian: *Big Endian* architectures store the high byte first. So, if you write the word 0x1234 to address 0x0100, the high byte 0x12 goes to address 0x0100, and the low byte 0x34 to address 0x0101. The name is derived from this order: The *Big End* of the word is stored first – therefore, it is called Big Endian.

Little Endian: *Little Endian* architectures access memory the other way around (*Little End* of the word first). Here, the low byte is stored first. Writing 0x1234 at address 0x0100 on a little endian architecture writes 0x34 to address 0x0100 and 0x12 to address 0x0101.

Note carefully, however, that this difference in the ordering of high and low is only relevant on a byte level. The *bits* within a byte are numbered from right to left on both architectures. So, the least significant bit is always the rightmost one.

2.2.4 Exercises

Exercise 2.2.1 Assume that the values (1, 2, 3, 4) are stored at the memory (byte) addresses 0, 1, 2, 3. You load the word from address 1 into register R1 (assume that unaligned access is possible). Which (hexadecimal) value does R1 have if the architecture is big endian?

Exercise 2.2.2 What are the advantages of PROM over ROM? Are there any disadvantages?

Exercise 2.2.3 Why do EPROMs have a window, whereas EEPROMs do not have a window? What is the window used for?

Exercise 2.2.4 What is the difference between an EEPROM and a Flash-EEPROM?

Exercise 2.2.5 Assume you have an EEPROM that is specified for 100,000 write cycles. You want to store the daily exchange rate for some currency. For how many years can you use the EEPROM? Would it be sensible to put the EEPROM into a socket to be able to exchange it easily? What if you have to update the exchange rate hourly?

Exercise 2.2.6 What are the advantages and disadvantages of a RAM compared to an EEPROM?

Exercise 2.2.7 Why do microcontrollers use SRAMs and not DRAMs?

Exercise 2.2.8 Why does the NVRAM not copy every write access into the EEPROM? Would that not be more secure?

Exercise 2.2.9 When is an OTP memory useful? Would you put a controller with OTP memory into a cell phone?

Exercise 2.2.10 Assume that you have the loop for (i=100; i>=0; i--) in your C program. The loop variable i is inadvertently stored in EEPROM instead of SRAM. To make things worse, you implemented the loop with an unsigned variable i, so the loop will not stop. Since the access is now to the slow EEPROM, each iteration of the loop takes 10 ms.

When you start the program, your program hangs itself in the loop. You need 10 seconds to observe that the program is buggy and then start debugging. All the while, your program keeps running on the controller. How much time do you have to find the infinite-loop bug before you exhaust the guaranteed number of write cycles of your EEPROM? What can you do to prevent the controller from executing your faulty loop while you debug?

2.3. DIGITAL I/O 33

2.3 Digital I/O

Digital I/O, or, to be more general, the ability to directly monitor and control hardware, is the main characteristic of microcontrollers. As a consequence, practically all microcontrollers have at least 1-2 digital I/O pins that can be directly connected to hardware (within the electrical limits of the controller). In general, you can find 8-32 pins on most controllers, and some even have a lot more than that (like Motorola's HCS12 with over 90 I/O pins).

I/O pins are generally grouped into *ports* of 8 pins, which can be accessed with a single byte access. Pins can either be input only, output only, or —most commonly,— bidirectional, that is, capable of both input and output. Apart from their digital I/O capabilities, most pins have one or more *alternate functions* to save pins and keep the chip small. All other modules of the controller which require I/O pins, like the analog module or the timer, use in fact alternate functions of the digital I/O pins. The application programmer can select which function should be used for the pin by enabling the functionality within the appropriate module. Of course, if a pin is used for the analog module, then it is lost for digital I/O and vice versa, so the hardware designer must choose carefully which pins to use for which functions.

In this section, we will concentrate on the digital I/O capability of pins. Later sections will cover the alternate functions. First, let us explain what we mean by "digital": When we read the voltage level of a pin with a voltmeter (with respect to GND), we will see an analog voltage. However, the microcontroller digitizes this voltage by mapping it to one of two states, logical 0 or logical 1. So when we talk about digital I/O, we mean that the value of the pin, from the controller's perspective, is either 1 or 0. Note that in *positive-logic*, 1 corresponds to the "high" state (the more positive resp. less negative state) of the line, whereas 0 corresponds to the "low" state (the less positive resp. more negative state). In *negative-logic*, 1 corresponds to "low" and 0 to "high". Microcontrollers generally use positive-logic.

As far as digital I/O is concerned, three registers control the behavior of the pins:

Data Direction Register (DDR): Each bidirectional port has its own DDR, which contains one bit for each pin of the port. The functionality of a pin (input or output) is determined by clearing or setting its bit in the DDR. Different pins of a port may be configured differently, so it is perfectly okay to have three pins configured to output and use the other five as inputs. After a reset, the DDR bits are generally initialized to input. Reading the register returns its value.

Port Register (PORT): This register is used to control the voltage level of output pins. Assuming a pin has been configured to output, then if its bit in the PORT register is set, the pin will be high; if the bit is cleared, the pin will be low. To avoid overwriting the other bits in the port when setting a particular bit, it is generally best to use the controller's bit operations. Otherwise, you must use a *read-modify-write* access and hence must ensure that this access is not interrupted.

For output pins, reading the register returns the value you have written. For input pins, the functionality depends on the controller. Some controllers allow you to read the state of input pins through the port register. Other controllers, e.g. the ATmega16, use the port bits for other purposes if the corresponding pins are set to input, so here you will read back the value you have written to the register.

Port Input Register (PIN): The PIN register is generally read-only and contains the current state (high or low) of all pins, whether they are configured as output or as input. It is used to read the state of input pins, but it can also be used to read the state of output pins to verify that the output was taken over correctly. A write to this register generally has no effect.

Read-Modify-Write Access

A *read-modify-write* access is used to modify some bits within a byte without changing the others in situations where bit operations are not an option. The idea is to (1) read the whole byte, (2) change the bits you are interested in while keeping the states of the other bits, and (3) write the resulting value back. Hence, the whole operation consists of at least three instructions, possibly even more.

Within a single-tasking^a microprocessor that just accesses memory locations, this is not a problem. However, in a multi-tasking system, or in a hardware-based system where register contents may be modified by the hardware, read-modify-write operations must be used with care. First of all, there is the question of how many sources can modify the byte in question. Obviously, your task code can modify it. If there is another source that can modify (some other bits of) the byte "concurrently", e.g. in a multi-tasking system, then you can get a write conflict because Task1 reads and modifies the value, but gets interrupted by Task2 before it can write back the value. Task2 also reads the value, modifies it, and writes back its result. After that, Task1 gets back the CPU and writes back its own results, thus overwriting the modifications of Task2! The same problem can occur with a task and an ISR. In such a case, you must make sure that the read-modify-write operation is atomic and cannot be interrupted.

If the byte is an I/O register, that is, a register which controls and/or can be modified by hardware, the problem is even more urgent because now the hardware may modify bits anytime. There is also the problem that registers may be used for two things at once, like an I/O register that can function as a status register during read accesses and as a control register for write accesses. In such a case, writing back the value read from the register would most likely have undesired effects. Therefore, you must be especially careful when using I/O registers within read-modify-write operations.

^aWe have not introduced the notion of tasks up to now, since we concentrate on small systems which will most likely not run an operating system. However, this discussion can be generalized to operating systems as well, so we use the term "task" here and trust that you know what we mean.

Let us stress again that each bit in these registers is associated with one pin. If you want to change the settings for one pin only, you must do so without changing the settings of the other bits in the register. The best way to do this, if it is supported by your controller, is to use bit operations. If you have to use read-modify-write operations on the whole register, at least make certain that the register's contents will not change during the operation and that it is okay to write back to the register what you have read from it.

2.3.1 Digital Input

The digital input functionality is used whenever the monitored signal should be interpreted digitally, that is, when it only changes between the two states "high" (corresponding to logic 1) and "low" (corresponding to 0). Whether a given signal should be interpreted as high or low depends on its voltage level, which must conform to the controller's specifications, which in turn depend on the operating voltage of the controller. For example, the operating voltage $V_{\rm CC}$ of the ATmega16 must be within the interval [4.5, 5.5] V, its input low voltage must be within $[-0.5, 0.2V_{\rm CC}]$ V, and its input

2.3. DIGITAL I/O 35

high voltage must be within $[0.6V_{\rm CC}, V_{\rm CC} + 0.5]$ V. This leaves the interval $(0.2V_{\rm CC}, 0.6V_{\rm CC})$ within which the signal is said to be *undefined*.

Digital Sampling

Since the digital signal is just a voltage value, the question arises how this voltage value is transformed into a binary value within a register. As a first solution, we could simply use latches for the PIN register and latch the current state of the pin into the register. If the latch is triggered by the system clock, it will store the current state at the beginning of every cycle. Naturally, since we can only sample with the granularity of the system clock, this means that we may recognize a state change only belatedly. We may even miss impulses altogether if they are shorter than a clock cycle, see Figure 2.9.




Figure 2.9: Sampling an input signal once every clock cycle.

The delay introduced by the sampling granularity is $\overline{d}_{latch} = (0,1]$ clock cycles. Note that zero is left out here, since it is not certain what happens when a signal changes at the same time as the sampling clock edge. It may get sampled, or it may not get sampled. It is therefore prudent to leave zero out of the interval. With the same reasoning, impulses should be longer than a clock cycle to be recognized with certainty. In the remaining text, we will use $\overline{d}_{in} = (d_{in}^{min}, d_{in}^{max}]$ to denote the input delay interval, where d_{in}^{min} forms the lower bound on the input delay, and d_{in}^{max} denotes its upper bound.

Although this sampling technique looks quite useful and forms the basis of the controller's input circuitry, it is unsuited to deal with a situation often encountered in real systems: What happens if the signal is slow to change? After all, the signal is generated by the hardware, which may behave unpredictably, so we do not have any guarantee that signal changes will be fast and may run into the problem that the signal is undefined when we try to latch. In this case, our simple solution runs head-long into the problem of meta-stability: A latch that gets an undefined voltage level as input has a certain probability p to enter and remain in a meta-stable state, in which it may output either high, or low, or an undefined value, or oscillate. Obviously, the last two options are disastrous for the controller and hence for the application and must be avoided, especially in safety-critical systems. To decrease the probability of such an occurrence, the digital input circuitry of a controller generally first uses a Schmitt-trigger to get well-defined edges and filter out fluctuations in the input voltage. This restricts the problem to the short periods during which the Schmitt-trigger switches its output.

To reduce the probability of meta-stability even further, one or more additional latches may be set in series between the Schmitt-trigger and the PIN register latch. Such a construct is called a *synchronizer*. Figure 2.11 shows a block diagram of the resulting circuitry. Each additional synchronizer latch has the probability p to enter a meta-stable state if presented with an undefined input, so the whole chain of k latches including the PIN latch has probability $p^k \ll 1$ to pass on the meta-stable

Schmitt-trigger

Schmitt-triggers are components that can be used to "digitize" analog input signals. To do so, the Schmitt-trigger has two threshold voltages $V_{\rm lo}$ and $V_{\rm hi}$, $V_{\rm lo}$ < $V_{\rm hi}$, and changes its output from logical 0 to logical 1 only if the input signal rises above $V_{\rm hi}$. To make the Schmitt-trigger change from 1 to 0, however, the signal must fall below $V_{\rm lo}$. As a result, the Schmitt-trigger does not forward small voltage fluctuations, and its output always has short and well-defined rising and falling times regardless of the input signal, see Figure 2.10.




Figure 2.10: Input and Output of a Schmitt-trigger.

state all to way to the controller. In practice, one synchronizer latch generally suffices to bring the probability down to an acceptable level (but it will never be zero, no matter how many latches are used).




Figure 2.11: Block diagram of the basic input circuitry of a controller.

You may already have spotted the disadvantage of the synchronizer stage: It prolongs the time until a signal change is passed on to the controller by a constant d_{sync} , which is simply the number of cycles it takes to pass a latched value from the first synchronizer latch to the PIN latch. Hence, $\overline{d}_{in} = \overline{d}_{latch} + d_{sync}$. The ATmega16 controller, for instance, uses one synchronizer latch which is triggered by the <u>falling</u> edge of the system clock (whereas everything else is triggered by the rising edge). Hence, the synchronizer stage adds a delay of half a clock cycle, and the delay bounds for the ATmega16 become $d_{in}^{min} = 0.5$ and $d_{in}^{max} = 1.5$ clock cycles³.

³Note that we ignore the propagation delays of the Schmitt-trigger and the PIN latch here, which add an additional couple of nanoseconds (about 20-30).

2.3. DIGITAL I/O 37

Noise Cancellation

Although the PIN register of the controller should normally follow the state of the input pin as closely as possible, this is quite undesired if the signal is noisy. Here, electromagnetic interference from the environment produces short voltage spikes on the line, and these voltage changes should normally not be taken over by the controller, where they could produce erroneous reactions, especially in conjunction with interrupts.

Therefore, some controllers provide *noise cancellation*. If enabled, the controller samples the pin not just once but several times, e.g. k times, and only takes over a new value if all k samples were equal. Obviously, this adds another constant $d_{ncanc} = k - 1$ cycles to the overall input delay, so the bounds on the delay become

$$\overline{d}_{in} = \overline{d}_{latch} + d_{sync} + d_{ncanc} \tag{2.1}$$

clock cycles.

Pull Resistors

Many controllers integrate pull resistors into their input circuitry. Most of the time, they provide pull-up resistors, some controllers also offer pull-down resistors (e.g. the HCS12). The task of the pull resistor is to connect the input pin to a defined voltage if it is not driven by the external hardware. Pull resistors are controlled via a register, where they can be enabled or disabled for each pin independently. The ATmega16, for example, uses the PORT register bits of input pins for controlling their pull resistors. Other controllers provide dedicated registers for this purpose.

It can occur quite frequently that an input pin is not driven by hardware all the time, most notably when using simple mechanical switches, like DIP switches or buttons. Here, the input pin is connected to a defined value as long as the switch is closed, but left *floating* (that is, unconnected and at an undefined voltage level) whenever the switch is open. Since floating pins are A Bad Thing (they are very prone to noise!), a pull resistor must be used to set the pin to a defined level while the switch is open, see Figure 2.12 for an example.




Figure 2.12: Attaching a switch to an input pin with activated pull-up resistor.

In the figure, we connected the switch to an input with activated pull-up, also called an *open-drain input*. While the switch is open, the input pin is connected to $V_{\rm CC}$ and the controller will read a 1. Closing the switch connects the pin to ground, and the controller will read 0.

There is another interesting thing to note in Figure 2.12: Due to the pull-up resistor, whenever the switch is closed, current flows from the controller via the input pin to the external ground. Without a pull resistor, there would not be any notable current flow from or to the controller pin, since the

controller should not influence the external circuit just by reading it. With the pull-up enabled, however, the controller takes an active role in determining the state of the line and hence current will flow between the input pin and the external circuitry.

If current⁴ flows from the controller to the external circuit, the input is called a *source input* because it provides current. If current flows from the hardware into the controller, this is called a *sink input*. Controllers are very particular about the amount of current they can source and sink, and exceeding the bounds stated in the datasheet may destroy the pin and even the controller itself. Controllers can generally handle about 4-20 mA, and if they make a difference between sourcing and sinking at all, they can generally sink more current than they can source.

2.3.2 Digital Output

The digital output functionality is used to set output pins to given voltage levels. The levels corresponding to high and low are again specified by the controller and depend on the controller's operating voltage. For the ATmega16 at $V_{\rm CC}$ = 5V, the maximum output low voltage is 0.7 V, and the minimum output high voltage is 4.2 V.

Whenever the DDR of a pin is set to output, the controller drives the pin according to the value given in the PORT register. An output pin generally has to sink or source current, so we can again distinguish between a *sink output* and a *source output*. The maximum current ratings discussed in the previous section apply, so we are talking about 4-20 mA maximum current⁵.

Output pins are more critical than input pins in the sense that they heavily depend on external current protection. After all, you could connect an output pin directly to GND and then set it to 1, thus creating a short-circuit. Although controllers tend to tolerate such short-circuits for a brief amount of time (generally less than a second), a short will eventually destroy the controller. So the hardware designer must ensure that the external hardware cannot produce a short-circuit. If it can, or if the application programmer prefers to be on the safe side, the controller at least offers the possibility to read back the current state of the pin via the PIN register. Of course, the PIN register suffers from the input delay, so a short-circuit will only become visible in the PIN register $\lceil \overline{d}_{in} \rceil$ clock cycles after the output pin has been set. Hence, the application must wait for this amount of time before it can check the PIN. If a mismatch is detected, the application program should set the pin to input immediately and notify the user.

Note that some microcontrollers only drive the 0, but using an open-drain input for generating the 1.

Finally, we want to draw your attention to the question of which register to set first for output pins, PORT or DDR. After a reset, the pin is generally set to input. If your controller does not use the PORT bits of input pins for other purposes (like the ATmega16, who uses them to control the pull-ups), and if the controller allows write access to the PORT bits of input pins, then the answer is obvious: you first set the PORT and then the DDR, thus ensuring that the correct value is put on the line from the beginning.

For Atmel's AVR controllers like the ATmega16, however, the matter is more complex. Here, the PORT controls the pull-ups, so if you want to output 1 and first set PORT and then DDR, you will briefly enable the pull-up resistors before setting the port to output. Most of the time, this will

⁴We refer to the technical direction of the current here, from the positive pole to the negative pole.

⁵The 20 mA is a magic number, by the way, because this is the amount of current required to directly drive a normal LED. Being able to drive a LED directly is often a useful feature.

2.3. DIGITAL I/O 39

not matter, but you should nevertheless study the hardware to make sure enabling the pull-ups has no adverse effects.

Note that a prudent hardware designer will make sure that you can set the two registers either way by designing the external circuit in such a manner that the default state of the hardware if it is not driven by the controller (this occurs e.g. during a reset of the controller, so the hardware designer must provide for it) is the same as when the controller pin outputs its PORT reset value. This way, if you set the pin to output first, there will be no change in its value and you can set the PORT pin at your leisure.

To conclude, if the controller allows and the hardware does not mind, set PORT first and DDR afterwards. But always check to be sure this has no ill side-effects!

2.3.3 Exercises

Exercise 2.3.1 The sole task of your microcontroller is to monitor a digital signal which has impulses of duration $\geq 1\mu s$. To do so, you continuously read and process the pin state. Reading takes 1 cycle, processing the value takes 3 cycles. How fast does your microcontroller have to be so that you will never miss any impulses?

Exercise 2.3.2 If you enhance the previous example by another line of code that puts the read value on an output pin as well (1 cycle), what is you minimum operating frequency? How much can the output signal generated by you differ from the input signal (delay and distortions)?

Exercise 2.3.3 Can you think of a situation where enabling the pull-up resistor of a pin before setting it to output can cause a problem in the external circuit?

Exercise 2.3.4 Assume that the Schmitt-trigger of Figure 2.11 has a propagation delay (that is, the time the signal is delayed while passing through the component) of k_1 ns, and a latch has a propagation delay of k_2 ns. Augment \overline{d}_{in} accordingly.

Exercise 2.3.5 In Figure 2.12, we have connected the switch directly to the controller pin without any current limiting resistor in series with the switch. Was this wise? Even if the controller can handle the current, what reasons might a hardware designer have to put in a resistor anyway?

2.4 Analog I/O

In the previous section, we have covered digital I/O. There, analog signals were mapped to two discrete values 0 and 1. Although this is already very useful, there are situations in which the actual voltage of the line transports information, e.g. when using a photo transistor as light sensor: The voltage drop it produces at its output is directly proportional to the amount of light falling on the transistor, and to adequately evaluate the sensor output, the microcontroller must deal with the analog value. On the other hand, the microcontroller is inherently digital, so we need appropriate ways of converting analog signals into the digital world and back again. This problem is addressed by the analog module of the microcontroller.

In the following text, we will give an overview on analog interfacing techniques and problems. A thorough treatment of this subject can be found e.g. in [Hoe94] or in [Bal01].

2.4.1 Digital/Analog Conversion

Since digital-to-analog conversion is a prerequisite for some analog-to-digital converters, we begin with analog output. This means that we have an r-bit digital value $B=(b_{r-1}\cdots b_0)_2,\,r\geq 1$, in the range $[0,2^r-1]$ and want to generate a proportional analog value V_o .

Yet, as powerful as they are when it comes to analog input, microcontrollers often have little or no analog output capabilities. So if the application requires a d/a converter, most of the time it has to be fitted externally. Fortunately, it is fairly easy to construct a simple and cheap 1-bit d/a converter by using a *PWM* (pulse-width modulation) output, see Section 2.6, in conjunction with an *RC low-pass filter*. The idea here is to generate a PWM signal whose high time to period ratio is proportional to the digital value *B*. The PWM signal is smoothened by the RC filter, resulting in an (average) analog voltage that is proportional to the high time to period ratio of the PWM signal and hence to *B*, see Figure 2.13. Of course, the resulting analog signal is delayed by the filter before it stabilizes, and it does not show very good quality, as it will oscillate around the desired output voltage. Still, it will be sufficient for some applications like motor control.




Figure 2.13: Digital-to-analog conversion using a PWM signal and an RC low-pass filter; (a) circuit, (b) output voltage in reaction to PWM signal.

2.4. ANALOG I/O 41

The oscillation depends on R and C as well as on your choice of period; Figure 2.13 greatly exaggerates the effect. To reduce the amount of oscillation, either make R and C larger (at the cost of a longer stabilization time) or use a shorter period.

Disadvantages of using PWM are that you require a dedicated timer to generate the PWM signal and that you need to wait for a few periods until the output signal stabilizes. As an advantage, the d/a converter only uses up one single output pin.

A different way to achieve d/a conversion is to use a *binary-weighted resistor* circuit, see Figure 2.14. Here, we have an r-bit input which is converted into the appropriate analog output. To this aim, each bit of the binary input switches its path between V_{ref} and GND. The output voltage of the circuit (for no output load) is given by

$$V_{o} = V_{ref} \cdot \sum_{i=1}^{r} \frac{1}{2^{i}} b_{r-i},$$
 (2.2)

where $(b_{r-1} \cdots b_0)_2$ is the digital value to be converted.




Figure 2.14: Digital-to-analog conversion based on a binary-weighted resistor circuit.

The main disadvantage of the binary-weighted resistor circuit is that it requires many different resistor types with have to be high precision to keep the ratio correct. This is hard to achieve. As an alternative, an *R-2R resistor ladder* can be employed, see Figure 2.15.

This type of DAC has the advantage that it only requires two types of resistors, R and 2R. The output voltage of the ladder circuit is again given by Equation 2.2.

2.4.2 Analog Comparator

The simplest way to deal with analog inputs in a microcontroller is to compare them to each other or to a known reference voltage. For example, the phototransistor we mentioned previously could be used to implement a twilight switch, turning on a light whenever its output voltage indicates that the ambient light level is below some threshold. For such purposes, some microcontrollers which




Figure 2.15: Digital-to-analog conversion based on an R-2R resistor ladder.




Figure 2.16: Analog comparator.

feature an analog module include an *analog comparator*. Comparators are a bit like digital inputs, but without a Schmitt-trigger and with a configurable threshold. The analog comparator has two analog inputs and one (digital) output, see Figure 2.16. It simply compares the two input voltages V_1 and V_2 and sets its output to 1 if $V_1 > V_2$. For $V_1 \le V_2$, the output is set to 0.

The input voltages are either both from external analog signals, or one of them is an external signal and the other is an internally generated reference voltage. The output of the comparator can be read from a status register of the analog module. Furthermore, controllers generally allow an interrupt to be raised when the output changes (rising edge, falling edge, any edge). The ATmega16 also allows the comparator to trigger an input capture (see Section 2.6.2).


Like digital inputs, comparator outputs suffer from *meta-stability*. If the two compared voltages are close to each other and/or fluctuate, the comparator output may also toggle repeatedly, which may be undesired when using interrupts.

2.4.3 Analog/Digital Conversion

If the voltage value is important, for example if we want to use our photo transistor to determine and display the actual brightness, a simple comparator is not sufficient. Instead, we need a way to represent the analog value in digital form. For this purpose, many microcontrollers include an analog-to-digital converter (ADC) which converts an analog input value to a binary value.

Operating Principle

2.4. ANALOG I/O 43






Figure 2.17: Basic idea of analog to digital conversion (r=3, GND=0). (a) Mapping from analog voltage to digital code words, (b) example input and conversion inaccuracies.

Figure 2.17 (a) shows the basic principle of analog-to-digital conversion. The analog input voltage range [GND, V_{ref}] is parted into 2^r classes, where r is the number of bits used to represent the digital value. Each class corresponds to a digital code word from 0 to 2^r-1 . The analog value is mapped to the representative of the class, in our case the midpoint, by the *transfer function*. We call r the *resolution*, but you will also find the term *word width* in the literature. Typical values for r are 8 or 10 bits, but you may also encounter 12 bit and more. The lsb of the digital value represents the smallest voltage difference $V_{ref}/2^r$ that can be distinguished reliably. We call this value the *granularity* of the a/d converter, but you will often find the term *resolution* in the literature⁶. The class width of most classes corresponds to 1 lsb, with the exceptions of the first class (0.5 lsb) and the last class (1.5 lsb). This asymmetry stems from the requirement that the representative of the code word 0 should correspond to 0 V, so the first class has only half the width of the other classes, whereas the representative of the code word 2^r-1 should be $V_{ref}-1$ lsb to allow easy and compatible expansion to more bits. To avoid the asymmetry, we could for example use the lower bound of the class as its representative. But in this case, the worst case error made by digitization would be +1 lsb. If we use the midpoint, it is only ± 0.5 lsb.

As you can see in Figure 2.17 (b), the conversion introduces some inaccuracies into the microcontroller's view of the analog value. First of all, the mapping of the analog value into classes results in information loss in the value domain. Fluctuations of the analog value within a class go unnoticed, e.g. both points (1) in the figure are mapped to the same code word 001. Naturally, this situation can be improved by reducing the granularity. One way to achieve this is to make r larger, at the cost of a larger word width. Alternatively, the granularity can be improved by lowering $V_{\rm ref}$, at the cost of a smaller input interval.

Secondly, the *conversion time*, which is the time from the start of a conversion until the result of this conversion is available, is non-zero. In consequence, we get a certain minimum sampling period

⁶Actually, "resolution" is used very frequently, whereas "granularity" is not a term generally used, it is more common in clock synchronization applications. But to avoid confusion with the resolution in the sense of word width, we decided to employ the term granularity here as well.

 τ_s between two successive conversions, resulting in an information loss in the time domain⁷. Changes of the value between two conversions are lost, as you can see at point (2) in the figure. The upper bound on the maximum input frequency f_{max} that can be sampled and reconstructed by an ADC is given by *Shannon's sampling theorem* (*Nyquist criterion*):

$$f_{\text{max}} < \frac{f_s}{2} = \frac{1}{2\tau_s} \tag{2.3}$$

The theorem states that the maximum input signal frequency $f_{\rm max}$ must be smaller than half the sampling frequency f_s . Obviously, this implies that for high input frequencies the minimum sampling period τ_s , which depends on the conversion technique used, should be small.

Figure 2.18 shows a simple a/d converter as a black box. The AVCC and GND pins provide the power supply for the converter. $V_{\rm ref}$ provides the ADC with the maximum voltage used for conversion, and on $V_{\rm in}$ the measurand is connected to the converter. An enable input and a trigger input to start a new conversion complete the input part of our simple ADC. On the output side, we have the converted value and a signal line which indicates a completed conversion.




Figure 2.18: An ADC as a black box.

In the figure, the maximum voltage $V_{\rm ref}$, the *reference voltage* used for defining the conversion interval, is provided on an external pin. However, some controllers also offer an internal reference voltage. The ATmega16, for example, allows the user to choose between an internal 2.56 V reference voltage, the (external) analog power supply voltage AVCC, or an external reference voltage. If the analog input signal is greater than $V_{\rm ref}$, it is mapped to 2^r-1 . More sophisticated a/d converters may indicate such an overflow in a dedicated overflow bit. Likewise, a signal smaller than GND is mapped to the code 0.

Fluctuations of the input signal during a conversion can deteriorate the quality of the result, so in order to keep the input signal stable during conversion, a *sample/hold stage* is used, see Figure 2.19. At the start of the conversion, the capacitor is charged from the input signal. After a fixed time, it is disconnected from the input signal and is used as input to the ADC itself, ensuring that the voltage remains constant during conversion.

⁷Note that τ_s is not necessarily equal to the conversion time: Some converters allow to pipeline conversions, thus achieving a τ_s that is shorter than the conversion time of a single value.

2.4. ANALOG I/O 45




Figure 2.19: Sample/hold stage of an a/d converter.

Conversion Techniques

There are several different techniques for analog-to-digital conversion. The simplest one is the *flash converter*, see Figure 2.20.




Figure 2.20: Operating principle of a flash converter.

The idea is very simple: The input voltage $V_{\rm in}$ is compared to several reference voltages $V_{{\rm ref},i}$, where

$$V_{\text{ref,i}} = \frac{V_{\text{ref}} \cdot (2i - 1)}{2^{r+1}}, \ 1 \le i \le 2^r - 1.$$
 (2.4)

If the input voltage is higher than a particular reference voltage, then its comparator will output 1. All comparator outputs are connected to a priority encoder which will output the binary number that corresponds to the most significant bit that is set in the input value. The lsb of the encoder is connected to 1, so if none of the comparators is active, the encoder will output the code word 0.

With the reference voltages of Equation 2.4, we again get a class width of 0.5 lsb for code 0, a width of 1.5 lsb for code $2^r - 2$, and widths of 1 lsb for all other classes.

The major advantage of the flash converter, which lends it its name, is its speed: the conversion is done in one step, all possible classes to which the input voltage may correspond are checked simultaneously. So its time complexity is O(1). However, the fast conversion is bought with enormous hardware complexity: $2^r - 1$ comparators are required, and adding just one more bit to the code word doubles the hardware requirements. Therefore, flash converters are rather expensive.

A completely different concept is implemented in the *tracking converter*, see Figure 2.21.




Figure 2.21: Operating principle of a tracking converter.

This converter is interesting in that it requires a d/a converter to achieve a/d conversion. The principle is again very simple: The heart of the tracking converter is a counter which holds the current digital estimate of the input voltage. The counter value is converted to an analog value by the DAC and compared to the input voltage. If the input voltage is greater than the current counter value, then the counter is incremented, otherwise it is decremented.




Figure 2.22: A tracking converter in action.

As you can see in Figure 2.22 (a), the tracking converter requires a long time until it catches the signal, but once it has found the signal, its conversion time is pretty fast. Unfortunately, this is only true for a slowly changing signal. If the signal changes too fast, as depicted in part (b) of the figure, then the converter again spends most of its time tracking the signal. Only the points where the count direction changes are correct conversion values.

Since the worst case time complexity of the tracking converter is $O(2^r)$, it is too slow for many applications.

By slightly changing the operating principle of the tracking converter, we get the *successive approximation converter* shown in Figure 2.23.

2.4. ANALOG I/O 47




Figure 2.23: Operating principle of a successive approximation converter.

As you can see, the only difference is that the counter was exchanged for a *successive approximation register* (SAR). The SAR implements a binary search instead of simply counting up or down: When a conversion is started, the msb in the SAR (b_{2^r-1}) is set and the resulting analog value is compared to the input voltage. If the input is greater than that voltage, b_{2^r-1} is kept, otherwise it is cleared. Then the next bit b_{2^r-2} is set, and so on, until the last bit. After r comparisons, the value in the SAR corresponds to the input voltage. Figure 2.24 demonstrates the operation.




Figure 2.24: A successive approximation register in action (r=3).

The successive approximation converter with its linear time complexity of O(r) is a good compromise between the speed of the flash converter and the simplicity of the tracking converter. Another advantage over the tracking converter is that its conversion time does not depend on the input voltage and is in fact constant. To avoid errors during conversion due to a changing input signal, a sample/hold stage is required.

Successive approximation converters are commonly used in microcontrollers.

Errors

As we have already mentioned at the beginning of the chapter, the digital representation of an analog value is not exact. The output code $C(V_{\rm in})$, $GND \leq V_{\rm in} \leq V_{\rm ref}$, of the ideal transfer function is

$$C(\mathbf{V}_{\text{in}}) = \min \left\{ \left\lfloor \frac{\mathbf{V}_{\text{in}} - \mathbf{GND}}{\mathbf{V}_{\text{ref}} - \mathbf{GND}} \cdot 2^r + 0.5 \right\rfloor, 2^r - 1 \right\}, \tag{2.5}$$

so at the very least, its accuracy will be limited to \pm 0.5 lsb due to the *quantization error*. However, the *actual accuracy*, which is the difference of the actual transfer function from the ideal one, may be even worse. Figure 2.25 depicts the errors that an a/d converter can exhibit.




Figure 2.25: Common errors found in the output function of an a/d converter. (a) Offset error, (b) gain error, (c) DNL error and INL error. Function (c) has been moved down slightly to better show the difference to the ideal function.

The simplest such error is the *offset error*. Here, the output function has a non-zero offset, that is, its midpoints have a constant offset from the midpoints of the ideal transfer function while the step size is exactly the same as that of the ideal function. Since this offset is constant, it is fairly easy to remove, and some a/d converters even offer built-in offset correction mechanisms you can use to remove an offset.

Another error that can be corrected quite easily is the *gain error*, where the step size of the actual transfer function differs by a constant value from the step size of the ideal function. As a result, the output function's gradient diverges from the ideal gradient. Again, some converters offer built-in support for gain adjustment.

More problematic is the *differential non-linearity* (DNL), which arises when the actual step size deviates from the ideal step size by a non-constant value. The DNL error (DNLE) states the (worst case) deviation of the actual step size from the ideal step size. Since the step sizes are variable, we need a table to correct the error.

A related error is the *integral non-linearity* (INL), which gives the (worst case) deviation of code midpoints from the ideal midpoints. Theoretically, all three errors mentioned above can result in an INL error (INLE), but the INLE is normally computed after compensating for offset and gain errors

2.4. ANALOG I/O 49

and can hence be seen as the accumulation of DNLEs. To determine the INLE, manufacturers either use the midpoints of the ideal transfer function as comparison, or they use the device under test (DUT) itself. If the DUT, that is, the tested a/d converter itself, is used, then either a line is drawn through the first and last measured midpoints, or all midpoints are used to determine a best fit line. The INLE is then computed by comparing the measured midpoints to this line.

Usage

Microcontrollers equipped with analog inputs normally offer 4-16 analog input channels which are multiplexed and go to a single internal ADC. In consequence, multiple analog channels cannot be read concurrently but must be read one after the other. In practice, that means that you tell the analog module which channel to use and then start a conversion. After the conversion is finished, you read the value, configure the module for the next channel and trigger the next conversion. Some ADCs allow you to set up the next channel while the current conversion is in progress and take over the new settings as soon as the current conversion is finished. More sophisticated converter ICs even offer an auto-increment feature, so you only set up the first channel and the ADC automatically switches channels with every new conversion.

Starting a conversion can be initiated by the user, but microcontrollers generally have multiple trigger sources for the ADC. Apart from a dedicated pin in the ADC status register which allows the user to trigger a conversion (*single conversion mode*), most ADCs have a *continuous mode* in which a new conversion is triggered automatically as soon as the last one is finished. In addition, other sources like the timer, an input capture event, or an external signal may be able to trigger a conversion.

After a conversion has been started, the ADC needs some time to charge its sample/hold stage, and then some more to do the actual conversion. Since microcontrollers generally use successive approximation converters, the conversion time is constant. The first conversion after switching to a new channel may nevertheless take more time because the converter has to re-charge its input stage.

For correct operation, the ADC requires a clock signal that is within a certain range. If the signal is derived from an external clock signal, like in the ATmega16, you have to configure a prescaler to properly divide down the system clock to suit the converter. The prescaled clock is used to drive the converter and thus determines the conversion time. Of course, you may also operate the converter with a frequency that is outside its specified range. If the clock signal is slower than required, the conversion will become unnecessarily long, but there should be no adverse effects on the conversion result. If the clock signal is too fast, however, the accuracy of the conversion suffers, as the lowest bits won't be correct anymore. The higher the clock frequency, the worse the accuracy will become. If the frequency gets too high, the result may even be completely wrong.

After the conversion is complete, a flag is set in the ADC's status register. The analog module can also raised an interrupt if desired. The result of a conversion is stored in a data register. Since the ADC resolution may be greater than the microcontroller's word width, for example when a 10-bit ADC is used on an 8-bit microcontroller, atomic (read) access to the data register becomes important. Normally, controllers offer a mechanism for atomic access, the ATmega16 for example freezes the contents of the data register upon access of the low byte. Updates of the register are then suspended until the high byte is read.

Note that if the voltage value is outside the allowed range, it will be mapped to the bound. So a negative value will be mapped to 0, a value greater than V_{ref} will be mapped to 2^r-1 . To avoid damage to the analog module, though, the voltage should stay within the limits stated in the controller's datasheet.

Differential/Bipolar Conversion

Up to now, we have always assumed a *single-ended conversion*, where the analog input voltage is compared to GND. But sometimes, we are interested in the difference between two input signals and would like to compare them directly. To compare two external analog signals V_+ and V_- , some ADCs offer *differential inputs*, where the difference $V_+ - V_-$ is used as input to the converter.

With differential channels, the question about the range of the input signal arises. Our single-ended channels all were *unipolar*, that is, the input voltage was in the range [GND, V_{ref}], and the output code was positive in the range of $[0, 2^r - 1]$. A voltage outside the allowed input range was simply mapped to the bound. With differential channels, it may be desirable to have an input range of $[-V_{ref}/2, V_{ref}/2]$ and to allow negative values. As an example, think about a temperature sensor which measures temperatures within $[-50, +100]^{\circ}$ C. To calibrate this sensor, you could set up a reference voltage that corresponds to 0° C and use a differential channel in *bipolar* mode.

Bipolar mode implies that the conversion input is in the range of $[-V_{\rm ref}/2, V_{\rm ref}/2]$ and hence may be negative. To represent a negative conversion result, ADCs use either *two's complement* representation or *excess representation*.

Excess Representation

You remember the two's complement representation? There, zero was represented by $(0 \cdots 0)_2$, positive numbers were simply represented by their binary form, and negative numbers were derived by inverting the positive number and adding 1. This is one way to represent an integer range within -2^{n-1} , $2^{n-1}-1$ in n bit.

Another way to represent such a range would be to simply assign $(0 \cdots 00)_2$ to the smallest number -2^{n-1} , $(0 \cdots 01)_2$ to $-2^{n-1} + 1$ and so on, until $(1 \cdots 11)_2$ for $2^{n-1} - 1$. Zero would be $(10 \cdots 0)_2$. This form of representation is called *excess representation*.

If we compare the two forms of representation, we find an interesting relationship between them (n = 3):

value	two's complement	excess
3	011	111
2	010	110
1	001	101
0	000	100
-1	111	011
-2	110	010
-3	101	001
-4	100	000

As you can see, in two's complement, the most significant bit indicates the sign of the number. Interestingly, it also does so in excess representation, only the sign bit is inverted. So if you want to convert between two's complement and excess representation, you only have to toggle the sign bit.

Differential inputs sometimes use only a fraction of the available input range of $[-V_{ref}/2, V_{ref}/2]$. As we have already discussed, a lot of the input range would go to waste while the remaining range would suffer from unnecessarily coarse granularity. To avoid this problem, ADCs offer *gain amplification*, where the input signal is amplified with a certain gain before it is converted. The ADC

2.4. ANALOG I/O 51

generally offers one or more different gains, but possibly not for all channels. The resulting output code for gain G is given by

$$\left[\frac{G \cdot (V_{+} - V_{-})}{V_{\text{ref}} - GND} \cdot 2^{r-1} + 0.5 \right], \tag{2.6}$$

where $G \cdot (V_{+} - V_{-}) \in [-V_{ref}/2, V_{ref}/2]$.

2.4.4 Exercises

In the following exercises, we assume that GND = 0V.

Exercise 2.4.1 Assume that you have an 8-bit ADC with $V_{ref} = 5V$. What is the granularity of the converter (1 lsb)?

Exercise 2.4.2 Assume that you have an 8-bit ADC with $V_{ref} = 5V$. Which input voltages are mapped to the code word 0x00? Which voltages are mapped to 0xFF?

Exercise 2.4.3 Assume that you have an 8-bit ADC with $V_{ref} = 5V$. If the input voltage is 3.5V, what is the resulting code word?

Exercise 2.4.4 Assume that you have an 8-bit ADC with $V_{ref} = 5V$ and bipolar operation. If the inputs are $V_{+} = 1V$ and $V_{-} = 2V$, what is the resulting code word? What is the resulting code word if we use unipolar mode?

Exercise 2.4.5 You have an 8-bit ADC with $V_{ref} = 5V$ and a differential input channel. The positive input voltage V_+ is in the range [0.99, 1.03]V, the negative voltage V_- is within [1.02, 1.025]V. What is the input range of the resulting differential input? What percentage of the full input range does that cover? How large is the quantization error, in percent of the differential input range?

Exercise 2.4.6 Consider the previous exercise. If the ADC offers the gains $\{2, 5, 10, 20, 50, 100, 200\}$, which gain would you select? How does your selected gain affect the quantization error (again in percent of the differential input range)?

2.5 Interrupts

Microcontrollers tend to be deployed in systems that have to react to events. Events signify state changes in the controlled system and generally require some sort of reaction by the microcontroller. Reactions range from simple responses like incrementing a counter whenever a workpiece crosses a photoelectric barrier on the conveyor belt to time-critical measures like shutting down the system if someone reaches into the working area of a machine. Assuming that the controller can observe the event, that is, there is an input line that changes its state to indicate the event, there is still the question of how the controller should monitor the input line to ensure a proper and timely reaction.

It is of course possible to simply *poll* the input signal, that is, to periodically check for state changes. However, this polling has its drawbacks: Not only does it unnecessarily waste processor time if the event only occurs infrequently, it is also hard to modify or extend. After all, a microcontroller generally has a lot more to do than just wait for a single event, so the event gets polled periodically in such a way that the rest of the program can be executed as well. On the other hand, the signal may have to be polled with a certain maximum period to avoid missing events, so the polling code may have to be called from several places in the main program. It is already time-consuming to establish from which positions in the code the signal should be polled in the first place, and these positions must be reconsidered whenever the main code changes. Hence, polling soon loses its attraction and the software designer starts looking for other ways to handle these infrequent events.

Fortunately, the microcontroller itself offers a convenient way in the form of *interrupts*. Here, the microcontroller polls the signal and interrupts the main program only if a state change is detected. As long as there is no state change, the main program simply executes without any concerns about the event. As soon as the event occurs, the microcontroller calls an interrupt service routine (ISR) which handles the event. The ISR must be provided by the application programmer.

2.5.1 Interrupt Control

Two bits form the main interface to the interrupt logic of the microcontroller:

The *interrupt enable* (IE) bit is set by the application programmer to indicate that the controller should call an ISR in reaction to the event. The *interrupt flag* (IF) bit is set by the microcontroller whenever the event occurs, and it is cleared either automatically upon entering the ISR or manually by the programmer. Basically, the IF bit shows that the *interrupt condition* has occured, whereas the IE bit allows the *interrupt itself* to occur.

The IE and IF bits are generally provided for every interrupt source the controller possesses. However, in order to save bits, several alike interrupt sources are sometimes mapped to just one IE bit. For example, with the Motorola HCS12 microcontroller, each single input of a digital I/O port may generate an interrupt. Yet there is just one IE bit and hence only one ISR for the whole port. However, each pin on the port has its own IF bit, so the actual cause of the interrupt can be determined there.

Apart from the IE and IF bits, the controller will most likely offer additional control bits (*interrupt mode*) for some of its interrupt sources. They are used to select which particular signal changes should cause an interrupt (e.g., only a falling edge, any edge, ...). It is sometimes even possible to react to the fact that an input signal has <u>not</u> changed. This is called a *level interrupt*.

Since it would be inconvenient and time-consuming to disable all currently enabled interrupts whenever the program code should not be interrupted by an ISR (*atomic action*), a microcontroller also offers one *global interrupt enable* bit which enables/disables all currently enabled interrupts.

2.5. INTERRUPTS 53

Pitfall Clearing IF Bit

Clearing a flag manually is generally achieved by writing a 1 to the IF bit. However, this can cause problems if other bits in the register are used as well. As we have already mentioned, access to single bits in a register is often done through *read-modify-write* operations. As long as the register contents do not change during this operation, this method can usually be used without problems. However, a set IF bit in the register now presents a problem, because if you simply write the 1 value back, this will clear the IF, probably causing you to miss the interrupt. Hence, IF bits must be masked out when writing the whole register.

Of course, if the microcontroller provides bit operations, it is often best to use them to set the relevant bits in the register without touching the others. Be aware, however, that not all microcontrollers provide *true* bit operations. The ATmega16, for example, implements bit operations internally as read-modify-write instructions and will clear any IF bits in the register that is being accessed.

Hence, an ISR is only called if both the IE bit for the interrupt source and the global IE bit are enabled. Note that in the case of the global IE bit, "enabled" does not necessarily mean "set", so always check whether the bit should be set or cleared to enable interrupts.

Disabling interrupts does not necessarily imply that you will miss events. The occurence of an event is stored in its IF, regardless of whether the IE bit is set or not (this refers to both the global and local IE). So if an event occurs during a period when its interrupt was disabled, and this interrupt is later enabled again, then the corresponding ISR will be called, albeit somewhat belatedly. The only time you will miss events is when a second event occurs before the first one has been serviced. In this case, the second event (resp. the last event that occured) will be handled and the first (resp. all previous) event(s) will be lost. But if there is a lower bound on the time between events, it is guaranteed that no event is missed as long as all atomic sections are kept shorter than the shortest lower bound.

Apart from the normal interrupts which can be disabled, some controllers also offer a *non-maskable interrupt* (NMI), which cannot be disabled by the global IE bit. Such interrupts are useful for particularly important events, when the reaction to the event must not be delayed regardless of whether it affects the program or not. The NMI may have its own control bit to enable/disable it separately, like in the Texas Instruments MSP430 family.

After a reset, interrupts are generally disabled both at the source and globally. However, the application programmer should be aware that the start-up code generated by the compiler may already have enabled the global IE bit before the application code begins its execution.

Interrupt Vector Table

Apart from enabling a given interrupt, the programmer must also have the means to tell the controller which particular interrupt service routine should be called. The mapping of interrupts to ISRs is achieved with the *interrupt vector table*, which contains an entry for each distinct *interrupt vector*. An interrupt vector is simply a number associated with a certain interrupt. Each vector has its fixed address in the vector table, which in turn has a fixed base address in (program) memory. At the vector address, the application programmer has to enter either the starting address of the ISR (e.g., HCS12) or a jump instruction to the ISR (e.g., ATmega16). When an interrupt condition occurs and the corresponding ISR should be called, the controller either jumps to the location given in the table

or it directly jumps to the appropriate vector, depending on the nature of the entry in the vector table. In any case, the final result is a jump to the appropriate ISR.

Example: ATmega16 Interrupt Vector Table

The following interrupt vector table has been taken from the Atmel ATmega16 manual, p. 43, but the program address has been changed to the byte address (the manual states the word address).

Vector No.	Prg. Addr.	Source	Interrupt Definition
1	\$000	RESET	External Pin, Power-on Reset,
2	\$004	INT0	External Interrupt Request 0
3	\$008	INT1	External Interrupt Request 1
4	\$00C	TIMER2 COMP	Timer/Counter 2 Compare Match
		• • •	

As you can see, the vector table starts at program address 0x0000 with the reset vector. Vector k has the address 4(k-1), and the controller expects a jump instructions to the appropriate ISR there. The ATmega16 has fixed interrupt priorities, which are determined by the vector number: The smaller the vector number, the higher the interrupt's priority.

Interrupt Priorities

Since a controller has more than one interrupt source and can in fact feature quite a lot of different interrupts, the question arises how to treat situations where two or more interrupt events occur simultaneously. This is not as unlikely as you might think, especially if interrupts are disabled by the program sometimes. Hence, a deterministic and sensible strategy for selecting the interrupt to service next must be available.

Most controllers with many interrupts and a vector table use the interrupt vector as an indication to the priority. The ATmega16, for example, statically assigns the highest priority to the interrupt with the smallest interrupt vector. If the controller offers NMIs, they will most likely have the highest priority.

But priorities can be used for more than just to determine who wins the race, they can also be used to determine whether an interrupt may interrupt an active ISR: If enabled, an interrupt with higher priority will interrupt the ISR of an interrupt with lower priority (*nested interrupt*). Other controllers, e.g. the ATmega16, allow any interrupt to interrupt an ISR as long as their interrupt enable bit is set. Since an interrupt is not always desired, many controllers disable the global IE bit before executing the ISR, or provide some other means for the ISR to choose whether it may be interrupted or not.

Of course, a static assignment of priorities may not always reflect the requirements of the application program. In consequence, some controllers allow the user to dynamically assign priorities to at least some interrupts. Others enable the user to select within the ISR which interrupts should be allowed to interrupt the ISR.

2.5.2 Interrupt Handling

Of course, if a controller offers interrupts, it must also provide the means to handle them. This entails some hardware to detect the event in the first place, and a mechanism to call the ISR.

2.5. INTERRUPTS 55

Detecting the Interrupt Condition

In order to be able to detect an *external event*, the controller samples the input line at the beginning of every cycle as detailed in Section 2.3.1, and compares the sampled value with its previous value. If an interrupt condition is detected, the interrupt flag is set. The interrupt logic then checks whether the IE bit is set, and if that is the case and no other interrupt with higher priority is pending, then the interrupt is *raised*, that is, the ISR is called. Note that detection of the event is delayed by the sampling circuit, and the signal must be stable for more than one clock cycle to be always detected by the controller. Shorter signals may or may not be detected.

External events have the unfavorable property that they are generated by external hardware, which is most likely connected to the controller through more or less unshielded circuits. So if the interrupt condition is an edge on the input line, short spikes on the line may create edges even though the associated hardware did not generate them. As a consequence, this noise causes *spurious interrupts*, a notoriously unpleasant source of errors and strange behavior in programs because of its infrequent nature, which makes it virtually impossible to track it down (these interrupts simply never occur when you are looking...). To prevent such noise from affecting your program, some microcontrollers provide *noise cancellation* for their external interrupt sources, see Section 2.3.1. If enabled, the controller samples the line 2k times and only reacts to an edge if the first k samples e.g. all read 0 and the remaining k samples all read 1. Obviously, this delays edge detection by k-1 cycles, but it gets rid of short spikes on the line.

For *internal events*, like a timer event or the notification that a byte has been received from the serial interface, the corresponding module provides the hardware to set the IF if the event occured. From there, the normal interrupt logic can take over. Naturally, internal events are not affected by noise and do not need any counter-measures in this regard.

Calling the ISR

Although we may have given this impression up to now, calling the ISR entails more than just a jump to the appropriate address. First, the controller has to save the return address on the stack, as with any other subroutine. Furthermore, some controllers also save registers⁸. If only one interrupt source is mapped to the vector, the controller may clear the interrupt flag since the source is obvious. Most importantly, the controller generally disables interrupts by disabling the global IE. This gives the ISR a chance to execute uninterrupted if the programmer so desires. If other interrupts (with higher priorities) should still be serviced, the global IE bit can be re-enabled in the ISR. However, such nested interrupts make for some nasty and hard-to-find bugs, so you should only use them if necessary.

After it has finished all its house-keeping actions, the microcontroller executes the first instruction of the ISR. Within the ISR, there is not much difference to a normal subroutine, except that if you are working under an operating system, you may not be able to execute some blocking system calls. However, the main difference to the subroutine is that you must exit it with a special "return from interrupt" (RETI) instruction which undoes what the controller has done before calling the ISR: It enables the global IE bit, it may restore registers if they were saved, and it loads the PC with the return address. Some controllers, like the ATmega16, make sure that after returning from an ISR, at least one instruction of the main program is executed before the next ISR is called. This ensures that

⁸This is mainly done by CISC controllers with few dedicated registers; clearly, a RISC processor with 16 or more general-purpose registers will not store them all on the off-chance that the user might need them both in the ISR and in the main program.

Caller Saving vs. Callee Saving

The issue of whether a microcontroller saves registers on the stack before calling an interrupt service routine brings us to the general question of who is responsible for saving registers before calling a subroutine, the caller (main program or controller) or the callee (subroutine or ISR). Both methods have merit: If the caller saves the registers, it knows which registers it needs and only saves these registers. If you want to avoid saving registers unncessarily, you can also read the —of course excellent— documentation of the subroutine and only save the registers that are modified in the subroutine, which saves on stack space and execution time. The disadvantages of caller saving are that it does not work with ISRs, that in its second and more economic form a change in the subroutine's register usage may require a change in the caller code, and that every call to a subroutine leads to a significant increase in program size due to the register handling code.

Callee saving works for both subroutines and ISRs, and changes in register usage do not necessitate any changes in the calling code. Furthermore, the code to save/restore registers is only required once, saving on program space. Since subroutines may be called by as yet unwritten code, you have to save all registers in use, leading to the drawback that some registers are saved unnecessarily. Still, callee saving is easy to handle and should be prefered as long as stack space and execution time are no issues.

no matter how frequently interrupts occur, the main program cannot starve, although its execution will be slow.

To summarize, from the detection of the event on, interrupt handling is executed in the following steps:

Set interrupt flag: The controller stores the occurence of the interrupt condition in the IF.

Finish current instruction: Aborting half-completed instructions complicates the hardware, so it is generally easier to just finish the current instruction before reacting to the event. Of course, this prolongs the time until reaction to the event by one or more cycles.

If the controller was in a sleep mode when the event occured, it will not have to finish an instruction, but nevertheless it will take the controller some time to wake up. This time may become as long as several milliseconds if the controller has to wait for its oscillator to stabilize.

Identify ISR: The occurrence of an event does not necessarily imply that an ISR should be called. If the corresponding IE bit is not set, then the user does not desire an interrupt. Furthermore, since the controller has several interrupt sources which may produce events simultaneously, more than one IF flag can be set. So the controller must find the interrupt source with the highest priority out of all sources with set IF and IE bits.

Call ISR: After the starting address has been determined, the controller saves the PC etc. and finally executes the ISR.

The whole chain of actions from the occurrence of the event until the execution of the first instruction in the ISR causes a delay in the reaction to the event, which is subsumed in the *interrupt latency*. The latency generally tends to be within 2-20 cycles, depending on what exactly the controller does before executing the ISR. For time-critical systems, the interrupt latency is an important characteristic of the microcontroller, so its upper bound (under the assumption that the interrupt is enabled and that

2.5. INTERRUPTS 57

there are no other interrupts which may delay the call to the ISR) is generally stated in the manual. Of course, a minimum latency is unavoidable since at least the PC must be saved, but saving registers on the stack may prolong the latency unnecessarily, so a comparison of different controllers may be useful. If the latency is an issue, look for controllers which can be clocked fast (high oscillator frequency), have fast instructions (only one or few oscillator cycles), and do not save registers on the stack. After all, the application programmer can save the necessary registers in the ISR anyway, without spending time on saving unused registers.

2.5.3 Interrupt Service Routine

The *interrupt service routine* contains the code necessary to react to the interrupt. This could include clearing the interrupt flag if it has not already been cleared, or disabling the interrupt if it is not required anymore. The ISR may also contain the code that reacts to the event that has triggered the interrupt. However, the decision what to do in the ISR and what to do in the main program is often not easy and depends on the situation, so a good design requires a lot of thought and experience. Of course, we cannot instill either of these things in you, but we can at least help you get on your way by pointing out a few things you should consider.

In the following examples, we will sometimes mention concepts that are explained in later sections. So if you do not understand something, just skip over it, and read it again after you have worked through the rest of the material.

Interrupt or Polling

First of all, you face the decision of whether you should poll or whether you should use an interrupt. This decision is influenced by several factors. Is this a large program, or just a small one? Are there other things to do in the main loop which are not related to the event you want to service? How fast do you have to react? Are you interested in the state or in the state change?

As an example, consider a button that is actuated by a human operator. As long as the button is pressed, a dc motor should be active. At a first glance, this looks like a polling solution, because we are interested in the state. However, if we initially check the state, we can then infer the current state from its state changes, so this is not a valid argument. In fact, the choice mainly depends on what else is going on in your application. If you have nothing else to do, you might consider using interrupts and putting the controller into a sleep mode in main. Bouncing of the button is not really a problem here, the user will not notice if the dc motor is turned off once or twice in the first few ms of its operation. If the main program has things to do, but not too many of them, then polling is better because of its simplicity. There is no need to worry about the inaccuracy of your solution. After all, both the human and the dc motor are not very precise instruments, so the timing is not critical. Checking every couple of milliseconds will easily be enough, and you can fit a lot of other code into a period of 1-10 ms.

Now consider a button, again operated by a human, that should advance a stepper motor by one step whenever it is pressed. This time you are interested in the state change (from unpressed to pressed). Although this looks like interrupt territory, polling may still be a good choice here: The human will certainly press the button for at least 10 ms, probably for a lot longer, and will not notice if the stepper motor reaction is delayed by a couple of ms. Plus, if you poll with a period of a couple of ms, you will not encounter bouncing effects, which would have to be filtered out in the interrupt solution. On the downside, since you should not react twice, you have to store the last read state of the button and should only advance the stepper motor if the state has changed from unpressed to pressed.

Finally, assume that the impulses to advance the stepper motor come from a machine and are short. Here, interrupts are definitely the best solution, first because there is no bouncing involved, and mainly because polling may miss the short impulse, especially if there is other code that has to be executed as well.

To summarize, indications for using interrupts are

- event occurs infrequently
- long intervals between two events
- the state change is important
- short impulses, polling might miss them
- event is generated by HW, no bouncing effects or spikes
- nothing else to do in main, could enter sleep mode

whereas polling may be the better choice if

- the operator is human
- no precise timing is necessary
- the state is important
- impulses are long
- the signal is noisy
- there is something else to do in main anyway, but not too much

Reaction in ISR or in Task

The next decision you have to face is where to react to the event, in the ISR or in a task. The obvious choice would be the ISR, since it is called in response to the event, but this may not always be a wise decision: After all, the ISR interrupts the tasks, so if the ISR is long, this means that the tasks will get delayed for that time. Although tasks tend to do the routine stuff and can suffer short interruptions, it is nevertheless generally not a good idea to let them starve for a longer period. So you should think about the effect a delay will have on your tasks.

If your program has to react to several interrupt conditions, you should also consider the effect of a delay on them. Note that the fact that an interrupt occurs seldomly does not imply that the timing is not important. For example, if you have to multiplex a numeric display, which means that you sequentially turn on one digit at a time, you will probably use a timer for the period and its ISR will be called every few ms, which is quite a long time. Nevertheless, an additional delay, especially if it occurs irregularly, may well be unacceptable, it can make the display flicker or let random digits appear brighter than others. Although the effect is interesting and may sometimes even look cool, it is undesirable.

Before you decide to transfer the reaction to a task, however, there are a few things to consider as well. The first is how to notify the task that the event has occured. Within an operating system, you will most likely send an event, or put data in a queue, or something similar. Without an operating system, you are reduced to using flag variables, which you set in the ISR and check (and clear) in the main program. Note that this does not necessarily imply that you have to poll the flag variable – after all, you probably have not chosen interrupts just to basically poll the IF in main anyway. The good news is that you do not have to, as long as the controller provides a sleep mode that will be terminated by the interrupt in question. In this case, you can enter this sleep mode in main in the

2.5. INTERRUPTS 59

certain knowledge that when the controller wakes up, an interrupt will have occured. Then you check the flag variables to see which interrupt occured, do whatever you have to do, and go to sleep again. With this method, you get a nice synchronization mechanism without much overhead.

Besides the matter of synchronization, there is also the problem of the additional delay. Reacting to the event in the task prolongs the interrupt latency, which may not always be acceptable. Especially in multi-tasking systems, the ISR will probably cause a task reschedule and it is the scheduler's decision when the task in question will be scheduled to perform the reaction to the event. This may entail a large *jitter*⁹, which is not always desirable. For instance, our display example from above does not suffer variable latencies very well.

Many vs. Few Interrupts

It may not immediately be apparent that there is a decision to make here, but it is actually possible to cut down on the number of interrupts and ISRs required if you use the existent ISRs well. Think about an application where you have to display the value of an analog input on a multiplexed numeric display. You already have a timer for multiplexing the display, and it does not really make sense to update the information on the analog input any faster than with this period. So instead of setting up a second ISR for the conversion complete event of the ADC, which reads the value and starts a new conversion every couple of μ s, you can simply read the last conversion value in the display ISR and then trigger a new conversion there. Since the display ISR has a period in the ms range, you can be sure that the conversion is complete by the next time the ISR is called.

So instead of using interrupts just because you can, you should think about what information is necessary at which time and restrict yourself to the essentials.

2.5.4 Exercises

Exercise 2.5.1 Can you think of any advantages of polling?

Exercise 2.5.2 Can you miss events when using polling? What if you use interrupts?

Exercise 2.5.3 Which method, if any, reacts faster to an event, interrupts or polling?

Exercise 2.5.4 Which method, if any, has the smaller jitter in its reaction to an event, interrupts or polling?

Exercise 2.5.5 What do you have to do in your application to be able to react to interrupts?

Exercise 2.5.6 When we compared interrupts with polling in Section 2.5.3, we mentioned that polling will not encounter bouncing effects, that is, the application will never read the states X, \overline{X} , X consecutively due to bouncing. Is this really true, or did we oversimplify here? Give an example where the statement is true (assume that bouncing effects are bounded), and give an example where the statement is not true.

⁹The jitter is the difference between the longest and the shortest possible latency.

2.6 Timer

The timer module, which is strictly speaking a counter module, is an important part of every microcontroller, and most controllers provide one or more timers with 8 and/or 16 bit *resolution*. Timers are used for a variety of tasks ranging from simple delays over measurement of periods to waveform generation. The most basic use of the timer is in its function as a counter, but timers generally also allow the user to timestamp external events, to trigger interrupts after a certain number of clock cycles, and even to generate pulse-width modulated signals for motor control.

2.6.1 Counter

Each timer is basically a counter which is either incremented or decremented upon every clock tick. The direction (up- or down-counter) is either fixed or configurable. The current count value can be read through a count register and can be set to a specific value by the user. For a timer resolution of n, the count value is within $[0, 2^n - 1]$. Care must be taken when the timer length exceeds the word length of the controller, e.g., when using a 16-bit timer on an 8-bit controller. In such a case, access to the 16-bit count value must be done in two passes, which could lead to inconsistent values. Just think of a timer that is at value 0x00FF and will switch to 0x0100 in the next cycle. If you read the high byte first and the low byte with the next instruction, you will get 0x0000. If you do it the other way round, you will end up with 0x01FF, which is not any better. To counter such problems, the ATmega16 controller uses a buffer register to store the high byte of the timer. So whenever the program reads the low byte of the count register, the high byte is simultaneously stored in the buffer and can then be read at the next cycle. Likewise, to write a new count value, the high byte should be written first (and is stored in the buffer by the controller), and as soon as the low byte is written, both high and low byte are written into the count register in one go.

Timers can generally raise an interrupt whenever they experience an overflow of the count value. This can be used to implement a rudimentary periodic signal by setting the count value to a given start value and then waiting for the overflow. However, this method does not give an accurate period because after the overflow the timer has to be set to its starting value by the program. In consequence, the time from the overflow until the start value has been reloaded into the timer must either be considered and incorporated into the start value, or the period will be longer than desired.

To avoid this drawback, some timers provide a *modulus mode* which automatically reloads the start value when the timer overflows. Another method for getting accurate periods is to use the output compare feature we will describe shortly.

Although the timer is generally clocked by the same source as the microcontroller itself, this need not be the case. Microcontrollers may allow one or more of the following sources for clocking the timer.

System Clock (Internal Clock)

In this mode, the timer is incremented with every tick of the system clock. This is the default mode. Note that the term "internal" only refers to the fact that this is the clocking source the whole controller uses. The oscillator responsible for it may well be external.

2.6. TIMER 61

Prescaler

This mode also uses the system clock, but filtered through a *prescaler*. The prescaler is basically just another counter of variable length (8 or 10 bit are typical values), which is incremented with the system clock. The timer itself, however, is clocked by one of the prescaler bits. If, for example, the prescaler is incremented with every rising edge of the system clock, then its lsb will have twice the period of the system clock. Hence, if the timer is clocked with the lsb, this implies a prescale value of 2 and the timer will operate with half the frequency of the system clock. The bit next to the lsb will again divide the frequency by two, and so on. The timer module provides mode bits which allow the user to select some prescale values (8, 64, 256, ...).

It is important to realize that although the prescaler is useful to extend the range of the timer, this comes at the cost of coarser timer *granularity*. For example, if you use an 8-bit timer at 1 MHz, its range will be 255 μ s and its granularity will be 1 μ s. The same timer, with a prescaler of 1024, will have a range of approximately 260 ms, but its granularity will only be about 1 ms. So a prescaled timer is able to measure longer durations, but the measurement error is larger as well. By the same token, a prescaled timer allows the program to wait for a longer amount of time, but the higher the prescale value, the less likely will the timer be able to wait precisely for a given arbitrary period. As a consequence, it is generally prudent when measuring durations to use the smallest prescaler value that fits the application's needs to get the best granularity out of the available choices.

Be aware that when you use a prescaler and need to change the timer value, you must decide whether to change the value on the fly or not. As we have explained in Section 2.6.1, writing a new value into the count register of a running timer can be a problem. But even aside from the atomic access issue, prescalers introduce another hazard: When you use a prescaler, you scale down the system clock frequency for the timer. With a prescaler of P, only every P-th tick of the system clock causes a timer tick. Your application, however, is still executed with the system clock frequency, so the code changing the timer value will most likely not coincide with a timer tick, but will be somewhere between two timer ticks. For example, assume that you want to set the timer to value T. You do so at time $k \cdot P + x$, where $x \in (0, P)$ is the offset from the k-th timer tick. The timer will increment the value to T + 1 at time $(k + 1) \cdot P$, so the first tick will last for x < P system ticks.




Figure 2.26: Changing the value of a timer (a) on the fly and (b) by stopping and restarting the timer.

This behavior can be both a curse and a blessing. In Figure 2.26, we want to wait for 2 ticks (from 3 to 5). In scenario (a), we change the timer value on the fly, in (b) we stop the timer, change the

value, and restart the timer. Obviously, version (b) is better suited to this task, because it makes the first timer tick coincide with the system tick at which the timer is started.




Figure 2.27: Changing the period of a timer in modulus mode (a) on the fly and (b) by stopping and restarting the timer.

In Figure 2.27, we use the timer in a modulus mode to generate a period. The timer is set to a period of 2 (from 3 to including 4), we want to change the period to 3 (from 2 to 4). Again, (a) changes the timer value on the fly whereas (b) stops the timer first. In this case, (a) is better, because the timer keeps running and no time is lost. In version (b), several system ticks are lost due to stopping the timer, so the first interrupt from the new period will be longer.

External Pulse (Pulse Accumulator)

In this mode, the timer gets its clock from an external signal that is connected to a certain input pin of the controller. The timer increments its count value whenever e.g. a rising edge on the input pin is observed. Since the external signal is sampled like any other input signal, the time between edges must be larger than a system clock cycle.

External Crystal (Asynchronous Mode)

Here, the timer is clocked by an external quartz which is connected to two input pins of the controller. This mode is generally designed for a 32.768 kHz watch crystal, which can be used to implement a *real-time clock* (RTC). The counter is incremented according to the external signal and operates asychronously to the rest of the controller.

2.6.2 Input Capture

The *input capture* feature is used to timestamp (mostly external) events, which may again be rising and/or falling edges, or levels. Whenever the event occurs, the timer automatically copies its current count value to an *input capture register*, where it can be read by the program. It also sets the input capture flag and can raise an interrupt to notify the application that an input capture event has occured. Microcontrollers may provide one or more pins with input capture functionality.

2.6. TIMER 63

The input capture feature may also be linked to internal event sources. The ATmega16, for instance, can trigger an input capture from its analog comparator module, allowing the application to timestamp changes in the comparator output.

Note that enabling the input capture feature of a pin does not necessarily cause the pin to be set to input. This may still have to be done by the program. In fact, the ATmega16 allows you to use the pin as output and will trigger an input capture if the program generates the appropriate event condition. This can for example be used to measure the delay between an output event and the reaction of the system.

Since the input capture feature is used to timestamp events, it is obvious that this timestamp should be as accurate as possible. As we have explained in Section 2.6.1, the timer has a certain granularity which is affected by the prescaler, and this influences the timestamping accuracy, leading to

$$t_{ev} - t_{cap} \in (-d_{in}^{max}, P - 1 - d_{in}^{min}]$$
(2.7)

clock cycles, where t_{ev} is the (real-)time the event occurred, t_{cap} is the (real-)time that corresponds to the timestamp the event was timestamped with, d_{in}^{max} resp. d_{in}^{min} is the worst case resp. best case input delay (see Section 2.3.1), and P is the prescaler value. Figure 2.28 illustrates the formula.




Figure 2.28: Minimum and maximum accuracy for a prescaler value of P=4.

In the figure, it is assumed that an event gets timestamped with 1, so it must have been recognized in one of the system clock cycles where the timestamp was 1. The earliest an event can occur and be timestamped with 1 is d_{in}^{max} clock cycles before the first such system clock cycle. The latest an event can occur and still be timestamped with 1 is d_{in}^{min} cycles before the last system clock cycle with timestamp 1. From that, the formula directly follows.

As a consequence, the worst case error (given in clock cycles) when measuring the period between two events is

$$d_{in}^{max} + P - 1 - d_{in}^{min}. (2.8)$$

Obviously, you should keep the prescaler value as small as possible to obtain the most accurate result.

Finally, it is interesting to know how large the time between two consecutive events can become before we experience an overflow. The largest such interval which will certainly not cause an overflow has the duration

$$(2^r - 1) \cdot P \tag{2.9}$$

clock cycles, where r is the timer resolution. See Figure 2.29 for an illustration.




Figure 2.29: Maximum time between two events that can be measured without an overflow. Prescaler value P=4, timer resolution r=2.

Apart from these formulas, there is another interesting thing about input capture that you should be aware of, and this has to do with how and when the input capture register is read. As we have explained, the timestamp is stored in the input capture register when the event occurs, and most likely an ISR will be called to read this register. However, raising an interrupt takes several cycles, so it can happen that another input capture event occurs in this period. This second event will again cause the current timestamp to be stored in the input capture register, effectively overwriting the old value. The ISR, which was triggered by the first event, will then read the timestamp of the second event.

This is of course not really a problem yet, since all that happens is that you miss the first event and react to the second one. The real problem lies with microcontrollers that clear the IF bit automatically before executing the ISR. In this case, the second event may occur after the input capture IF has been cleared but before the ISR has read the input capture register. The second event will set the IF again and will overwrite the input capture register, so the ISR will read the timestamp of the second event. However, since the second event also sets the IF anew, as soon as the ISR is finished, it will be called again, this time to serve the second event, and will read the same timestamp as before. So as a result, you have reacted to both events, but have erroneously attributed the second event's timestamp to both events, see Figure 2.30.




Figure 2.30: Both calls to the ISR read the timestamp of the second event.

There is not much you can do against this problem if it can occur, exept read the input capture register as soon as possible. You may also check whether successive timestamps are equal and in that case discard the first one. If you use a controller that allows (or even requires) you to set back the IF,

2.6. TIMER 65

set it back after you have read the capture register. This will still cause you to lose events, though. Your best protection is to make sure that such events do not occur too close together. So the minimum interval between events should be larger than the interrupt latency plus the time until you read the capture register.

Like external interrupts in general, input capture suffers from noisy input signals. Hence, many controllers offer noise cancellation, which is generally implemented as outlined in Section 2.3.1 (several samples are taken and compared).

2.6.3 Output Compare

The *output compare* feature is the counterpart to the input capture. For the latter, the timestamp gets stored whenever something interesting happens on the input line. With output compare, something happens on an output line when a certain time is reached. To implement this feature, the timer offers an *output compare register*, where you can enter the time at which the output compare event should happen. Whenever the counter value reaches this compare value, the output compare event is triggered. It can automatically set or clear an output line, or even toggle its state. It can also do nothing and simply raise an internal interrupt.

Output compare often comes with a reset option, which automatically resets the counter when the compare value is reached. This allows to set up a periodic interrupt (or output signal) with a minimum of effort.

2.6.4 Pulse Width Modulation

The *pulse width modulation* (PWM) mode is a special case of the output compare. In it, the timer generates a periodic digital output signal with configurable high-time and period. Two registers form the main interface to the PWM, one for the period (also called *duty cycle*) and one for the high-time (or the low-time). Some timers only allow the user to configure the high-time, and either use the full timer range as the period or offer a restricted choice of possible periods. In addition to these registers, the timer module provides bits to enable PWM and possibly for mode control.

PWM signals are useful for a lot of things. Apart from their uses in simple d/a converters they can be used e.g. to implement ABS in cars, to dim LEDs or numeric displays, or for motor control (servos, stepper motors, speed control of dc motors).

The internal realization of PWM is actually quite simple and just uses the counter and two compares. There are two possible implementations, one using an up-counter (or down-counter) and one using an up-down counter. In the following explanations, we will assume that the user specifies the high time of the signal, which we will call the *compare value*, and that the period is given by the *top value*.

In the *up-counter* version, see Figure 2.31, the output is set to high when the counter reaches zero, and it is set to low when the counter reaches the compare value. As soon as the top value is reached, the counter is reset to zero. The advantage of this method is its resource-efficiency. However, if you can update the compare and top values anytime within the duty cycle, you can produce *glitches* in the PWM signal, which are invalid interim cycles. For example, if you set the top value below the current count value, the timer will count through its full range once before switching to the correct duty cycle.




Figure 2.31: PWM signal generated by an up-counter and the results of unbuffered updates.

Controllers which use this method may hence only take over new top and compare values when the counter reaches zero. If you set the compare value above the top value, the output will be constantly high.

In the *up-down-counter* version, see Figure 2.32, the counter first counts up from zero to the top value and then switches direction and counts down back to zero. The counter starts by setting the output to high and begins counting at zero. Whenever the compare value is reached on the upcount, the output is set to low. When the compare value is reached again on the downcount, the output is set back to high. As you can see, this results in a nice symmetrical signal with a period that can be twice as long as that of a pure up-counter. Again, asynchronous updates of the compare or top value can result in glitches, so the controller must buffer the values until zero is reached.




Figure 2.32: PWM signal generated by an up-down-counter.

In both versions, the attainable period is determined by the resolution of the timer. If the high time is set to zero or to (or above) the top value, this will generally result in a constant low or high signal.

2.6.5 Exercises

Exercise 2.6.1 You only have two 8-bit timers on your 8-bit microcontroller but want to have a 16-bit timer for your application. Can you solve this problem in software? How does your solution work? What functions do you have to provide as an API (application program interface) to your timer? Do you have to think about asynchronous updates?

Exercise 2.6.2 Assume that your microcontroller has an operating frequency of 1 MHz and two timers, an 8- and a 16-bit timer. It is your task to select useful prescaler modes for the timers. Each

2.6. TIMER 67

timer can have four such modes between 2 and 1024 (and the values must be powers of 2). Which prescaler modes would you assign and why?

Exercise 2.6.3 Assume that your microcontroller is clocked with 4 MHz and that it offers an 8-bit timer operating with this frequency. You want to use this timer to measure the duration between two external events. What bounds does this impose on the duration (minimum and maximum interval). How large is your measurement error? How does a prescale value of 256 affect your answers?

Exercise 2.6.4 If compare and top value updates are not buffered, how many different ways are there to produce a glitch when using an up-down-counter to generate a PWM signal? Give an example for each way you find. How would you solve the update problem? What if the controller can raise an interrupt whenever the PWM signal reaches zero?

Exercise 2.6.5 You want to measure the period of a periodic digital signal and decide to use the external event counter (pulse accumulator) for this purpose. Sketch how you can measure the period this way. How accurately can you measure the period? Compare this method to a solution with input capture.

2.7 Other Features

2.7.1 Watchdog Timer

The *watchdog timer*, also sometimes called *COP* (computer operates properly), is used to monitor software execution. The basic idea behind this timer is that once it has been enabled, it starts counting down. When the count value reaches zero, a reset is triggered, thus reinitializing the controller and restarting the program. To avoid this controller reset, the software must reset the watchdog before its count reaches zero ("kick the dog").

The target applications of the watchdog are immediately apparent: It is used to verify that certain positions in the program code are reached within a given period. Hence, whenever the program digresses from its normal execution flow and does not reset the watchdog in time, a reset will be triggered, which hopefully will solve the problem. This leads us to the large set of situations where the watchdog is <u>not</u> helpful: Whenever the program misbehaves, but manages to reset the watchdog in time, and in all situations where the reason the program did not reset the watchdog does not go away after the controller has been reset, the watchdog will have no useful effect.

Example: Watchdog Timer

A popular example for a watchdog operating properly and successfully recognizing a program error while at the same time being unable to do anything about it is NASA's Mars Pathfinder mission of 1997^a. The Pathfinder successfully landed on the surface and began its mission of gathering data. However, after a couple of days, it began to experience system resets which entailed data loss. As it turned out, the reason lay with the watchdog timer: The operating system, the embedded real-time system VxWorks, used the priority inheritance protocol to manage access to mutually exclusive sections (which may only be executed by at most one task at any time). However, this protocol suffers from the so-called priority inversion problem, which can cause a high-priority task to be delayed by a task of lower priority. This occured in the pathfinder mission, and since the delayed high-priority task was responsible for resetting the watchdog, the watchdog timed out and reset the system. This was actually not a bad idea, even though it cost NASA some data, since in a way it did resolve the situation. However, the reset did not remove the cause of the problem, which simply arose from the conditions on Mars, so the problem occured again and again.

^aYou have probably already heard about this mission or will hear about it again, since besides the watchdog issue it is also very instructive in terms of software testing or rather lack thereof, and of course because of the scheduling problem it so effectively demonstrated.

Since the watchdog is used to monitor correct program execution, which means that it both checks whether the controller executes the correct instructions and whether the software at least manages to execute the watchdog reset instructions in time, it is set apart from the other controller modules to allow autonomous operation. As a consequence, the watchdog possesses its own internal oscillator and is hence not affected by sleep modes which shut down the system clock. The watchdog timer features its own enable bit and generally provides some mode bits which control its timeout period. To avoid turning off the watchdog accidentally (after all, if the controller behaves erratically, it may well accidentally clear the watchdog enable bit), a certain procedure has to be followed to turn off the watchdog or to modify its settings. The HCS12, for example, requires that the program first writes

2.7. OTHER FEATURES 69

0x55 and then 0xAA to the watchdog reset register. The ATmega16 requires the program to set two bits in a register to 1, and then to reset the watchdog enable bit within four cycles.

2.7.2 Power Consumption and Sleep

Microcontrollers are often deployed in mobile devices which run on batteries. In consequence, low power consumption is an important asset for a microcontroller. In order to reduce the energy consumption E, several techniques are possible.

Clocking Frequency Reduction

This technique allows the controller to operate as usual, but with a slower frequency. The energy consumption is

$$E \propto f,$$
 (2.10)

that is, it is proportional to the frequency. Since controllers have a static design, the frequency can be reduced arbitrarily (as opposed to processors, which have a dynamic design and hence rely on a minimum operating frequency to work properly).

In order to utilize this feature, the designer can of course statically clock the controller with the minimum frequency required to meet the timing requirements of the application. But with an appropriate circuit it is also possible to dynamically reduce the frequency whenever the controller does not have to meet tight timing constraints. So although the frequency may have to be high to do some urgent but infrequent computations, it can be turned down during the long intervals in which the controller only goes about its routine tasks.

Voltage Reduction

This method utilizes the fact that

$$E \propto U^2$$
, (2.11)

that is, the energy consumption is proportional to the square of the operating voltage. Hence, a reduction of the operating voltage has a significant impact on the power consumption. Unfortunately, it is not possible to reduce the voltage arbitrarily. The controller is generally specified for a certain voltage range. If the voltage drops below this level, the controller may behave arbitrarily. The minimum voltage that still allows the controller to function correctly depends on the environmental conditions.

As with frequency reduction, voltage reduction may either be done statically or dynamically. It may be combined with a sleep mode, as in the 8051.

Shutdown of Unused Modules

This method utilizes the fact that the controller consists of several modules which may not all be in use at the same time. Since each active module draws power, it would obviously be a good idea to shut down unused modules. So if the controller only has to do internal computations, its bus or I/O components can be turned off for this duration. On the other hand, if the controller just waits for some external event, its CPU and other parts may be shut down until the event occurs. Note that shutting down the (digital) I/O module may entail that all pins are set to input, so you may not be able to drive an output pin and turn off the I/O at the same time.

This method is generally used for the *sleep modes* of a controller. Controllers tend to provide several different sleep modes, which differ in the components they shut down. Some modes even

go so far as to shut down all internal modules including the external oscillator. Only a few external events can wake up a controller that has entered such a mode, most notably a reset, and perhaps some external interrupts. Note that since the oscillator is shut down in this mode, it cannot be used to recognize external interrupt conditions. Therefore, controllers tend to use some internal oscillator, e.g. the watchdog oscillator, to sample the input line. However, this implies that the timing for these interrupt conditions (for instance, how long the signal has to be stable to be recognized) will differ from the usual one where the external oscillator is employed.

Waking up from a sleep mode takes a few cycles at best, and may well take milliseconds if the oscillator was shut down as well. This is due to the fact that an oscillator needs some time to stabilize after it has been activated. Also be certain of the condition the modules are in after a wake-up. Some modules may erroneously trigger interrupts if the interrupt was enabled before the module was shut down, so take appropriate precautions before entering a sleep mode. In some cases, it is also necessary to manually deactivate unused modules before entering a sleep mode so they do not draw current needlessly. An example is the analog module of the ATmega16, which will remain active during sleep mode if not disabled first.

Optimized Design

Finally, it is of course possible to optimize the controller's energy consumption up front during its design. A good example for this technique is the MSP430 family of Texas Instruments, which has been optimized with regard to energy consumption and hence only requires less than 400 μ A during normal operation. In comparison, other controllers tend to have a nominal consumption in the mA range. The ATmega16, for instance, consumes 1.1 mA during normal operation and 350 μ A in its idle mode (which turns off CPU and memory, but keeps all other modules running).

2.7.3 Reset

The *reset* is another important feature of microcontrollers, which are often deployed under environmental conditions that can lead to software or hardware failures (e.g. bit failures due to radiation in space applications). Under such circumstances, a reset of the system is a simple means to return it to a well-known state and to failure-free operation. Hence, a microcontroller can react to diverse reset conditions, and the cause of a reset is generally stored in dedicated reset flags.

As soon as a reset condition is active, the microcontroller "plays dead". It initializes all its registers to default values, which usually entails that the I/O ports are set to input. The controller remains in this state until the reset condition has gone inactive, whereupon it typically waits some time to allow the power and oscillator to stabilize. After that, the controller executes the first program instruction, which tends to be located at the (program) memory address 0x0000. There, the application programmer usually puts a jump to the *reset routine*, which contains some start-up code like stack pointer initialization and other house-keeping stuff. The last instruction of the reset routine is a jump to the main program, thereby beginning normal program execution.

The wait period employed by the controller may be configurable and is generally in the μ s..ms range. In it, the controller simply counts a certain number of clock ticks designed to give the oscillator time to stabilize. Some controllers like Motorola's HCS12 even check the quality of the clock signal and only resume program execution if the oscillator has stabilized. Since it may occur in some situations that this does not happen, the controller has a timeout and uses an internal oscillator if the external one does not stabilize.

Power-On Reset

The *power-on reset* (POR) causes a reset whenever the supply voltage exceeds a certain threshold level. This ensures that the system is reset after power-on, thus initializing the controller.

Brown-Out Reset

The *brown-out reset* (BOR) is useful for rough environments where a stable power supply voltage cannot be guaranteed. It simply puts the controller into its reset state whenever the supply voltage falls below a given threshold. As we have already mentioned in Section 2.7.2, the operating voltage must not drop under a minimum level, otherwise the controller's behavior becomes unpredictable to the point that it may execute random instructions and produce arbitrary output on its I/O ports. Naturally, such situations may pose a danger to the system and must be avoided. With the brown-out reset, it is ensured that whenever the operating voltage is not sufficient, the controller is in a reset state where it can do no harm.

Since the brown-out reset is not really necessary in well-behaved systems, some controllers allow the user to only enable it if required.

External Reset

The *external reset* is triggered through a usually dedicated reset pin. As long as no reset is desired, the pin should be kept high. If it is set to low, a reset is initiated. The reset pin is sampled by the controller using an internal oscillator (e.g. the watchdog oscillator) and hence must be low for a given minimum duration to be recognized assuredly.

Note that the reset pin should always be connected, even if it is not used for an external reset. Otherwise, fluctuations on the open pin could cause spurious resets.

Watchdog Reset

As we have already mentioned in Section 2.7.1, the watchdog timer will cause a reset if it times out.

Internal Reset

Some controllers offer an instruction that causes a software reset. This can be useful if a data corruption or some other failure has been detected by the software and can be used as a supplement to the watchdog.

2.7.4 Exercises

Exercise 2.7.1 What is the use of the watchdog timer? Why does it have its own quartz crystal? Why is it separate from the normal timer module?

Exercise 2.7.2 Why does it make sense to integrate power consumption issues into the design of a microcontroller?

Exercise 2.7.3 Which of the power-save methods listed in Section 2.7.2 can be controlled by software?

Exercise 2.7.4 Is a power-on reset a special case of a brown-out reset, or are there differences?

Exercise 2.7.5 What is the use of an internal reset? Can you imagine situations where the programmer might want to trigger a reset?

Exercise 2.7.6 Sketch a circuit that allows the software to trigger an external reset (there is no need to get the circuit working, just roughly indicate the basic idea and identify the resources you would need). Discuss the advantages and disadvantages of your solution over a software reset.

Chapter 3

Communication Interfaces

Although communication interface modules are often integrated into the controller and can therefore be seen as controller components, we nevertheless give them their own chapter. Still, microcontrollers generally contain several communication interfaces and sometimes even multiple instances of a particular interface, like two UART modules. The basic purpose of any such interface is to allow the microcontroller to communicate with other units, be they other microcontrollers, peripherals, or a host PC. The implementation of such interfaces can take many forms, but basically, interfaces can be categorized according to a hand-full of properties: They can be either *serial* or *parallel*, *synchronous* or *asynchronous*, use a *bus* or *point-to-point* communication, be *full-duplex* or *half duplex*, and can either be based on a *master-slave* principle or consist of equal partners. In this section, we will only consider wired communication.

A *serial interface* sends data sequentially, one bit at a time. Clearly, this method requires only one data line, so the communication is resource efficient. On the negative side, data transfer is slow¹. A *parallel interface*, on the other hand, uses several data lines to transfer more than one bit a time. The number of bits that are transfered in parallel varies. Widths of 4 and 8 bit are particularly useful because they correspond to half-bytes and bytes in the microcontroller. Parallel interfaces with that width can be found e.g. in LCD displays.

The synchronicity of communication refers to the relationship between receive clock and send clock. In a *synchronous interface*, the receive clock is linked to the send clock. This can either be done by employing an additional clock line that drives both send and receive unit, or by utilizing a data format that allows the receiver to reconstruct the clock signal. The advantage of this method is that the receiver does not need to generate its own clock and is hence less susceptible to synchronization errors. In an *asynchronous interface*, send and receive clock are not connected. Instead, the receiver must know the timing of the transmission in advance and must set its receive clock to the same frequency as that of the sender. Since the send and receive clocks are generally not synchronized, the receiver has to employ oversampling to synchronize to the sender. The communication also requires special start and stop bits to allow the receiver to recognize the start of a data block. Asynchronous communication is hence slower than synchronous communication, both because the receiver has to oversample and because the communication is less efficient.

In a *bus* topology, more than two devices can be connected to the communication medium. Such communication structures are also known as *multi-drop networks*. Some sort of addressing is required to select a particular device. Alternatively, *point-to-point* connections are designed for communication

¹Assuming that there are external constraints on the clock frequency, e.g., by the microcontroller clock frequency. Without that constraint, serial interfaces can be and often are faster than parallel ones, because it is easier to shield a single line from the adverse effects of high-frequency data transmission than several parallel ones.

between just two devices. Addressing is not required since it is clear who the receiver of a message will be.

In most cases, data communication between a controller and its peripherals is *bi-directional*, that is, both controller and peripheral device will at some time transmit data. For point-to-point connections (and some buses), the question arises whether two devices can transmit at the same time or not. In a *full-duplex* connection, both sides can transmit at the same time. Naturally, this requires at least two wires, one for each node, to avoid collisions, and allows a maximum overall throughput. The technique is useful if both communication partners have much to transmit at the same time. In *half-duplex* communication, only one node transmits at any time. This saves on wires, because only one wire is required for a half-duplex serial connection. Drawbacks are less overall throughput and the necessity of negotiating access to the single wire. The mode is particularly useful if there is one communication partner (e.g. a sensor device) that has to transmit much data, whereas its peer is mostly receiving.

Another interesting characteristic of communication interfaces is whether there is one node that initiates transmissions, or whether any node can start a transmission. In *master-slave* systems, only the master can initiate a transmission. Slaves must wait for the master to allow them access to the communication medium. In systems where all nodes are equal², on the other hand, any node can begin to transmit if the medium is free. Naturally, such systems may require some kind of arbitration to handle concurrent access to the medium.

On the physical layer, it is important to note whether a communciation interface is single-ended or differential. In a *single-ended* interface, the voltage levels of all wires are with respect to ground. In consequence, sender and receiver have to share the same ground, which can be a problem if sender and receiver are far away. Furthermore, interference along the way can cause voltage spikes and hence level changes. *Differential* interfaces, on the other hand, use two wires to transmit a signal. Here, the voltage difference between the two wires carries the signal. Of course, differential connections require two wires compared to the one of the single-ended connection, but on the plus side, there is no need for a common ground. Furthermore, any noise is likely to affect both wires the same way, so the voltage difference will not change. In consequence, differential interfaces allow longer transmission lines than single-ended ones.

²Unfortunately, there does not appear to exist any specific term for this kind of system.

3.1. SCI (UART) 75

3.1 SCI (**UART**)

The Serial Communication Interface (SCI) provides an asynchronous communication interface (Universal Asynchronous Receiver Transmitter, UART). The UART module utilizes two wires, a transmit (TXD) and a receive (RXD) line, for full- or half-duplex communication.

Figure 3.1 shows the internal structure of a UART. Basically, the module consists of a transmit and a receive register to hold the data. True to its asynchronous nature, transmission and reception on a node are driven by its local clock generator.




Figure 3.1: Basic structure of a UART module.

The UART is no communication protocol per se, but a module that can be used for asynchronous serial communication. Hence, the UART module within a microcontroller allows the application to control much of its behaviour. Configurable parameters include:

Number of Data Bits: Depending on the UART, the number of data bits can be chosen within a more or less wide range. The ATmega series, for example, allows between 5 and 9 data bits. Other UARTs may have a broader or smaller range.

Parity Bit: The user can select whether there should be a parity bit or not, and if yes, whether the parity should be odd or even. If the parity is set to even, the parity bit is 0 if the number of 1's among the data bits is even. Odd parity is just the opposite.

Stop Bits: The user generally can select whether there should be one stop bit or two.

Baud Rate: The UART module contains a register which allows the user to select a certain baud rate (i.e., the transmission speed, given in *bits per second* (bps)) from a set of possible ones. Possible baud rates generally include the range within 9600 and 115200 baud. However, since the feasible baud rates depend on the frequency of the system clock, different clock speeds imply different sets of available baud rates.

The nomenclature used for describing the data format is $D\{E|O|N\}S$, where D is the number of data bits and S is the number of stop bits. E|O|N indicates even, odd, or no parity. For example, a data format with 8 data bits, even parity, and one stop bit is identified as 8E1. Note that there is no need to specify the number of start bits, since it is always one.

Data Transmission

Messages are transmitted using *Non Return to Zero* (NRZ)³ encoding, that is, 1 corresponds to e.g. the more positive voltage and 0 corresponds to the more negative one (positive-logic) or vice versa (negative-logic). Since the communication is asynchronous, data has to be enveloped by a frame consisting of at least one start bit and one stop bit. Figure 3.2 shows the general frame format of a UART packet.




Figure 3.2: UART frame format.

In its idle state, the line is high. A frame begins with a start bit, which causes the line to got low. This leading edge signals to the receiver that a new transmission has begun. After the start bit, the data bits are transmitted, beginning with the least significant bit. The number of data bits is configurable and must be set to the same value on both sender and receiver. After the data bits, there may follow one parity bit. The frame is concluded with one or two stop bits. Stop bits correspond to a high level.

Synchronization and Error Recognition

Since the communication is asynchronous, sender and receiver clocks are completely independent of each other. With the selection of the baud rate, the receiver knows what bit rate to expect, but it does not know when a bit starts and hence needs to synchronize to the falling edge of the start bit. Furthermore, clock oscillators tend to have a non-zero drift, that is, they deviate from their nominal frequency, so even if the receiver synchronizes to the sender clock at the start of the message, it might drift away during transmission.

To gain initial synchronization to the sender, the receiver uses *oversampling*, that is, the RXD line is sampled s times per bit. A typical number for s is 16. When the receiver detects a falling edge, it assumes that this is the beginning of the start bit and begins counting the samples as depicted in Figure 3.3.




Figure 3.3: UART bit sampling (s = 5).

³The name is derived from the Return to Zero encoding, where the voltage level returns to a "zero" state during the second half of each bit.

3.1. SCI (UART) 77

Ideally, all s samples of the start bit should be zero. However, to be more resilient to noise, the UART only uses some of the samples to determine the value of the bit. The ATmega16, for example, has s=16 and uses samples 8, 9, 10 and a majority vote to determine the state of the line. If two or more of the samples are high, the start bit is discarded as a spike on the line, otherwise it is recognized as the beginning of a transmission.

All subsequent bits of a packet are again sampled s times and the same technique as for the start bit is used to determine the bit value. The data bits are put into a receive shift register and are generally copied into a buffer register at the end of reception. The buffer register frees the shift register for the next data reception even if the application has not yet read the last data. The transmission is concluded with the stop bit(s).

There are some errors that may occur here: First of all, there may have been bit errors due to noise on the wire. If the packet included a parity bit, single bit errors (or more generally an odd number of bit errors) can be detected and are announced to the user. The data bits are still copied into the buffer register, but a *parity error* bit is set in the UART status register to indicate that there was a parity violation.

Secondly, it may occur that the baud rates of sender and receiver diverge too much, so that the receiver gradually lost synchronization during the transmission. This may be recognizable at the stop bit, where the UART expects to read a high level. If the stop bit was not recognized, a *frame error* is announced to the application. But of course there may be situations, e.g. when the receive clock is slow, where the idle state of the line is mistaken as the stop bit and the error is not recognized.

Finally, even though the UART generally uses a buffer register to give the application more time to read incoming data, so that a second transmission may begin before the data from the first was processed, it may occur that a third transmission is started before the data from the first message was read. In such a case, a *data overrun* occurs and the data in the shift register is lost. Such a data overrun is again indicated by a flag in the UART's status register.

Baud Rate Generation

The baud rate is derived from the system clock by means of a counter. A baud rate register, which basically serves the same function as the output compare register described in Section 2.6.3, is used to generate a periodic clock signal. This signal is then scaled down (by s) to the desired baud rate using a prescaler. At the receiver, the same mechanism is used, but the clock signal is taken from before the prescaler. So the receiver samples s times faster than the bit rate. Since the sampling rate is generated from the receiver's system clock, only signals with a bit rate of $\leq 1/s$ -th of the receiver clock rate can be handled.

As a side-effect of generating the baud rate from the system clock, the set of baud rates offered by a controller depends on its clock frequency. Furthermore, not every arbitrary baud rate can be achieved exactly. For example, if we have an 8 MHz clock and use oversampling with s=8, we can get a baud rate of 0.5 Mbps exactly. A baud rate of 115.2 kbps, on the other hand, cannot be generated by the controller's system clock, since we would have to scale down the maximum achievable baud rate by (8 MHz/s)/115.2 kHz = 8.68. We can only set our counter to integer values, so any baud rate that has a fractional part here cannot be generated exactly. Figure 3.4 shows the consequence of a slower than expected transmitter baud rate on the receiver.

The example uses s=6, with a frame format of 3E1. Samples 3, 4, and 5 are used for voting. The top half shows the transmitter view, the bottom half the receiver view. As you can see, the receiver




Figure 3.4: Baud rate of sender is too slow, receiver loses synchronization (3E1, s = 6).

synchronizes itself to the start bit and then gradually loses synchronization because it is faster than the transmit clock. Nevertheless, the data bits are still recognized correctly, even though the samples are not in the center of the transmitted bits, but move closer towards the left edge with every bit. Since the sampling algorithm uses a voting algorithm to determine the bit value, even the parity bit is still recognized correctly, even though the first of its samples has in fact read the value of data bit D2. Only at the stop bit does the receiver realize that something is amiss.

Still, had the sender been just a bit faster, or had we used a 2E1 data format, the receiver would have recognized the stop bit as well (even though perhaps inexactly, like the parity bit in our example). So apparently an exact match of sender and receiver clock is not necessary, as long as we keep the frequencies close enough together. It is also obvious that the longer the frame, the closer together the frequencies have to be, because the receiver must still be close enough at the stop bit to detect it correctly.

So if we come back to our example of B=115.2 kbps with an f=8 MHz clock and s=8, we could set our counter to C=9 because this is closest to the 8.68 we require⁴. The resulting baud rate

$$B' = \frac{f}{s \cdot C} \tag{3.1}$$

diverges from the desired band rate B by

$$(\frac{B'}{B} - 1) \cdot 100\%,$$
 (3.2)

so in our case we would get an error of -3.5%. To determine whether this is acceptable for our frame format, we have to compute how much the receive clock will diverge from the send clock during transmission. If the majority of samples taken for one bit fall into the stop bit, the transmission will be successful. If the majority of samples is outside, synchronization will be lost.

Let us assume that the sender operates with sampling frequency f_t (so the bit rate is f_t/s)⁵ and the receiver samples with frequency f_r . From the s samples s_0, \dots, s_{s-1} taken by the receiver, samples

⁴Note that e.g. on the ATmega16, this implies that the baud rate register has to be set to 8, because the counter starts at 8 and counts down to including zero, scaling the timer down to 1/9-th of its frequency.

⁵To simplify our computations, we use the sampling frequency and not the system clock frequency of the device here. If the system clock frequency is f, you get the sampling frequency by dividing through the counter value C.

3.1. SCI (UART) 79

 $s_{v_1}, \ldots, s_{v_{2n+1}}, 0 \le v_1 < \ldots < v_{2n+1} \le s-1$, are used for the voting algorithm⁶. As we can see in Figure 3.4, if a sample is taken from two different bits, then either the middle sample s_{v_n} is taken from the correct bit and the voting will decide on the correct value, or s_{v_n} is taken from the wrong bit, in which case voting will fail. So for a receiver to recognize the k-th bit, $k \ge 0$, of a frame correctly, sample s_{v_n} must be from bit k. To ensure this, the following conditions have to be fulfilled:

$$\frac{k \cdot s}{f_t} < k \cdot \frac{s}{f_r} + \frac{v_n}{f_r} + o < \frac{(k+1) \cdot s}{f_t},\tag{3.3}$$

where $o \in (0, 1/f_r)$ is the offset of the first sample from the falling edge of the start bit.

Figure 3.5 illustrates the formula. If we assume that at the start of the transmission, t=0, then the start of bit k at the sender is at $t_k^s=k\cdot s/f_t$. At the receiver, the falling edge of the start bit is recognized with an offset $o\in(0,1/f_r)$. The start of bit k is expected at $t_k^r=k\cdot s/f_r+o$, and sample s_{v_n} is taken at time $t_k^r+v_n\cdot 1/f_r$. If this sample has to be taken from the transmitted bit k, Equ. (3.3) directly follows.




Figure 3.5: Sampling the *k*-th bit of a frame.

Equ. (3.3) is useful for a number of things. For example, if we have a given frame length of k bits, we can now compute conditions for the relation of f_t to f_r . Equ. (3.3) gives us

$$\frac{k \cdot s + v_n}{f_r} > \frac{k \cdot s}{f_t} \iff \frac{f_r}{f_t} < 1 + \frac{v_n}{k \cdot s} \quad \text{and}$$

$$\frac{k \cdot s + v_n + 1}{f_r} < \frac{(k+1) \cdot s}{f_t} \iff \frac{f_r}{f_t} > \frac{k}{k+1} + \frac{v_n + 1}{(k+1) \cdot s},$$

which leads to the conditions

$$\frac{k}{k+1} + \frac{v_n + 1}{(k+1) \cdot s} < \frac{f_r}{f_t} < 1 + \frac{v_n}{k \cdot s} \tag{3.4}$$

for the relation f_r/f_t . Note that for $k \to \infty$, we get

$$\lim_{k \to \infty} \left(\frac{k}{k+1} + \frac{v_n + 1}{(k+1) \cdot s} \right) = 1 = \lim_{k \to \infty} \left(1 + \frac{v_n}{k \cdot s} \right)$$

and hence $\lim_{k\to\infty} f_r/f_t = 1$, that is, send and receive frequencies should be equal, which is to be expected.

⁶We use an odd number here to ensure a majority. Adapting the formulas for an even number is left as an exercise to the reader.

If f_t and f_r are given, then an upper bound on the frame length k might be of interest. Here, it is useful to note that the left inequality of Equ. (3.3) is important for $f_r > f_t$. In that case, the worst case is that o = 0. For $f_r \le f_t$, the left inequality is always true. Similarly, the right part is only important for $f_r < f_t$ and always true otherwise. Here, the worst case is that $o = 1/f_r$. So assuming given f_r and f_t , we get the conditions

$$k < \frac{v_n \cdot f_t}{s \cdot (f_r - f_t)} \qquad \text{for } f_r > f_t \tag{3.5}$$

and

$$k < \frac{s \cdot f_r - (v_n + 1) \cdot f_t}{s \cdot (f_t - f_r)} \qquad \text{for } f_r < f_t.$$
 (3.6)

For $f_r = f_t$ we have perfect synchronization and $k = \infty$.

Note that the above bounds are only valid under the assumption that there is no noise on the line. If spikes can occur, then some of the samples taken could have a wrong value. To tolerate e such erroneous samples, not only sample s_{v_n} but samples $s_{v_n-e},\ldots,s_{v_n+e}$ have to be taken from bit k and the upper and lower bounds of the previous equations have to be adapted accordingly.

RS-232

The UART itself is only the implementation of the asynchronous serial communication protocol but does not define any physical characteristics of the interface, like the voltage levels used. In the microcontroller, the bits are just mapped to the controller's voltages for 0 and 1. With a suitable voltage translation device, however, a UART can be used with a wide range of physical interfaces. The most common one is the *RS-232* standard which can be found in PCs.

The RS-232 is a single-ended serial connection intended for point-to-point communication. It defines communication equipment types, electrical specifications, signal lines and signal timing. The RS-232 standard provides for 25 lines (you probably know the 25-pin serial connectors), although PCs generally only use 9 of these lines (the well-known D-SUB9 connectors). Of these nine bits, only two (RXD and TXD) are used by the UART. A third (GND) is required because the connection is single-ended. The rest are control lines that can be used with more advanced communication protocols.

The RS-232 specification defines the signal voltage levels to be within ± 3 -15V, and devices must be able to withstand a maximum of ± 25 V. Control lines use positive logic, data lines use negative logic.

Since the microcontroller is not capable of handling the voltages required by the RS-232 interface, a conversion IC has to be used that translates the GND and VCC levels of the controller to the voltage levels used by the RS-232 and vice versa. In our lab, for example, we use a MAX232 for this purpose. The chip uses an internal charge pump to generate $\pm 12V$ from a 5V supply voltage.

RS-422

The *RS-422* standard is also designed for point-to-point communication, just like the RS-232. However, it uses differential lines (both RXD and TXD consist of twisted-pair wires) for transmission. Hence, it does not need a common GND wire. The RS-422 can be used instead of the RS-232 to extend the transmission range of the UART. It is also the better choice in noisy environments.

3.1. SCI (UART) 81

USART

The Universal Synchronous Asynchronous Receiver Transmitter (USART) extends the functionality of the UART by a synchronous transmission module. The USART therefore has an additional third line which carries a clock signal. In synchronous mode, the clock signal is generated by one of the communication partners and is used by both for data transmission and reception. Naturally, this synchronous communication makes the oversampling mechanism of the asynchronous module unnecessary, so the synchronous mode is by a factor s faster than the asychronous mode. The USART module combines the logic for both synchronous and asynchronous communication. If asynchronous communication is used, the clock line is free and can generally be used as a normal digital I/O pin.

3.2 **SPI**

The *Serial Peripheral Interface* (SPI)⁷ is a simple synchronous point-to-point interface based on a master-slave principle. It provides full-duplex communication between a master (generally a controller) and one (or more) slaves (generally peripheral devices). The interface consists of four lines:

MOSI (Master Out, Slave In): This line is used by the master to transmit data to the slave.

MISO (Master In, Slave Out): This line is used by the slave to transmit data to the master.

SCK (System Clock): This line is used by the master to transmit the clock signal.

 \overline{SS} (Slave Select): This line is used by the master to select a slave.

Figure 3.6 shows the basic principle of the SPI interface. Both the master and the slave have an internal shift register which is operated by SCK. At each clock pulse, the msb (or lsb, this is generally configurable) of the master's SPI register is shifted out on the MOSI line and shifted into the slave's SPI register as lsb. At the same time, the slave's msb is transmitted over the MISO line into the master's register as lsb. After 8 such clock cycles, master and slave have exchanged all eight bits in their registers.




Figure 3.6: SPI interface.

The master must explicitly address the slave by setting \overline{SS} to low. Hence, we can connect two slaves to the SPI if we let one of them react to \overline{SS} directly, whereas the other first negates the line. By setting \overline{SS} to low resp. high, the master can then select the first resp. the second slave.

If the master is prepared to use up more of its I/O pins, then the number of slaves can be extended to 2^n for n addressing lines with the help of an external decoder.

⁷The SPI is also often used for programming a microcontroller and is therefore sometimes (erroneously) called Serial Programming Interface.

3.3. $IIC(I^2C)$

3.3 IIC (I^2C)

The *Inter-IC* bus (IIC) is a synchronous bus that operates on a master-slave principle. It uses two wires SCL (Serial Clock Line) and SDA (Serial Data Line) for half-duplex communication. The protocol has been developed by Philips [Phi00] and is widely used for (short distance) communication between one or more controllers and peripheral devices.

The protocol specification distinguishes three speed modes: The *standard mode* encompasses transmission speeds up to 100 kbit/s, the *fast mode* extends this range to 400 kbit/s, and the *high-speed mode* increases the transmission rate to 3.4 Mbit/s. Due to the protocol's properties, fast and high-speed devices can be mixed with devices of lower speed.

The protocol includes bus arbitration mechanisms and thus allows the co-existence of several masters. The role of master normally falls to the microcontroller, with all peripheral devices as simple slaves. In a system with several microcontrollers, you may choose for each controller whether it should be a master or a slave. The only condition is that there must be at least one master in the system.

One of the main advantages of the IIC bus is its easy extensibility. New devices can be added to the bus by just connecting them, see Figure 3.7. There is no specific limit on the number of devices connected to the bus as long as the maximum bus capacitance of 400 pF is not exceeded.




Figure 3.7: Basic configuration of the IIC bus.

The IIC bus supports both 7-bit and 10-bit addresses. In 7-bit addressing all devices on the bus are identified by a 7-bit address, part of which (e.g. the highest 4 bit) are hard-coded by the manufacturer. The remaining bits can be programmed by the board designer. The addresses $(0000XXX)_2$ and $(1111XXX)_2$ are reserved, leaving 112 potential device addresses. To increase the number of addressable devices, the protocol was later extended to 10-bit addresses. Care was taken, however, to remain compatible to the original 7-bit addressing mode, so 7-bit address devices can still be used in the new addressing scheme. In this section, we will focus on the 7-bit addressing scheme. Details to 10-bit addressing can be found in the specification [Phi00].

We have not explicitly mentioned it until now, but it is obvious that the peripheral devices must already include an IIC (slave) interface to make the "plug-and-play" feature of Figure 3.7 possible. Manufacturers who wish to equip their devices with an IIC bus interface need to obtain a licence from Philips and can then incorporate the protocol into their devices. Likewise, microcontrollers sometimes

already have an integrated IIC module that implements the protocol⁸. As do other interface modules, it provides the programmer with high-level access functions. It also allows the programmer to select between master and slave mode and to define the communication parameters like transmission speed or receiver address.

3.3.1 Data Transmission

The IIC is a single-ended bus, voltage levels are defined with respect to a common ground. The low level input voltage is in the range of -0.5 to $0.3V_{\rm DD}$ Volt, the high level input voltage is within $0.7V_{\rm DD}$ to $V_{\rm DD}$ +0.5 V. A low level on the data line corresponds to a logical 0, a high level corresponds to logical 1.

Since the wires are connected to external pull-up resistors (in the range of about 1-10 k Ω), the high level is never driven. Instead, the sender simply tri-states its output and lets the wire be pulled up externally. Note that the protocol depends on this behavior, so if you want to program the protocol manually (a procedure also called *bit-banging*), you must not drive the high level. If you have to output a logical 1, set the controller pin to input instead. The low level is driven as usual, so just write 0 to the output pin.

This asymmetry between high and low level results in the line having a *dominant* and a *recessive* state: If a device outputs 0 and thus drives the line low, it remains low even if one or more devices output 1 (i.e., tri-state their output). Hence, a 0 always wins over a 1 (low is dominant, high is recessive). This behavior is often called *wired-AND* (because all senders have to output 1 for the line to be 1) and sometimes *wired-NOR* (probably because from the point of view of an open-collector output, if one device turns on its output transistor, then the bus goes low). As we will see later, the protocol exploits this property for speed control and bus arbitration.

The general layout of an IIC packet is depicted in Figure 3.8.




Figure 3.8: An IIC frame.

In their idle states, both SCL and SDA are high. The transmission is initiated by the master, who puts out a clock signal on SCL and generates a start condition (S) on SDA. Then, the master puts the address on the bus and states whether this is a read access (that is, the addressed device should transfer data) or a write access (the master transfers data to the device). After the R/\overline{W} bit, the slave sends an acknowledge to indicate that it has recognized its address. Depending on the data direction, either the master or the slave can now transmit an arbitrary number of data bytes. Each byte is acknowledged by the receiver (with the exception of the last byte if the master is the receiver). At the end of the transmission, the master either generates a STOP condition (P) to indicate that the bus is now free, or it can keep the bus by sending a repeated START condition (Sr), which ends the current transmission and at the same time starts a new one.

⁸Note that Atmel calls its IIC module *Two-wire Interface* (TWI).

3.3. $IIC(I^2C)$

Start and Repeated Start

The START condition (S) is shown in Figure 3.9. It is characterized by a falling edge on the SDA line during a high level of the SCL line. Note that only the START and STOP conditions change the level of SDA during a high state of SCL. All normal data transmission including acknowledgements change the level during the low state of SCL.




Figure 3.9: START condition (S).

The repeated START condition (Sr) is the same as the normal START condition. It replaces a STOP/START condition pair and is sent instead if the master intends to immediately use the bus again. In a single-master system, the Sr simply saves one clock cycle. In multi-master systems, the Sr prevents an arbitration phase (see Section 3.3.3) and thus ensures that the currently transmitting master keeps the bus.

Address

The 7-bit address is sent msb first. As with all normal data bits, the SDA level is changed during the low phase of SCL and is read during the high phase.

Direction Control

After the seven address bits, the master completes the byte with an eight bit (R/\overline{W}) that indicates the direction of the subsequent transmission. If R/\overline{W} is high, then the master wants to read data from the addressed slave. If the bit is low, the master intends to send data to the slave.

Note that every transmission on the bus is initiated by the master, who sends the slave address. If R/\overline{W} is high, the slave sends its acknowledge. After that, data direction changes and the slaves starts transmitting data.

Acknowledgement

After every 8 bits, the receiver sends an acknowledge (\overline{ACK}) to indicate that it has received the data. The \overline{ACK} is achieved by setting SDA to low. The only exception is the final acknowledge of the master if it is the receiver: In that case, the master does not acknowledge the last byte, that is, SDA remains high. The high indicates to the transmitting slave that the end of the transmission has been reached. The slave then releases the data line to allow the master to transmit the repeated start or stop condition.

Data

The data bits are transmitted like all other bits, and each byte must be acknowledged by the receiver. Data is transferred msb first. There is no limit on the number of data bytes that can be transmitted in one frame.

Stop

Figure 3.10 depicts the STOP condition (P). It mirrors the START condition, so SDA now goes from low to high while SCL is high.




Figure 3.10: STOP condition (P).

The STOP condition (P) is transmitted by the master if it wants to give up the bus. As soon as the STOP condition has been sent, the bus is idle and can be requested by any master, see Section 3.3.3.

3.3.2 Speed Control Through Slave

Since there is no way to negotiate the transmission speed between master and slave, the master simply transmits data with a fixed speed. Of course, the speed is matched to the specifications of the slave devices, but still it could occur that e.g. the slave needs some time to process data sent by the master. Hence, we need a means to tell the master to hold on for a while. The IIC protocol rather cleverly exploits the dominant/recessive nature of the clock line to provide speed control by the slave. Let us first define two phases of a clock signal: the low phase is the period during which the clock signal is low. Similarly, the high phase is the period during which the clock signal is high. To generate the signal, the master has to start the phase by an appropriate signal edge (rising or falling) and then wait until it is time to generate the next edge, just like a PWM signal is generated by the timer. Now to get speed control by the slave, the master does not generate its clock signal blindly, but reads back SCL and only starts timing the low resp. high phase after it has recognized a falling resp. rising edge on SCL. As a result, whenever the slave needs more time, it can simply set the clock line low. Since low is the dominant state, this will prolong the low time of the current clock tick and thus delay the master until the slave releases SCL. Since the master waits until the rising edge before timing the high phase, all subsequent clock cycles are just delayed but not affected.

This mechanism entails that IIC devices are pretty flexible as far as bit rate is concerned. Hence, the three speed modes provide maximum ratings, but the actual transmission speed on the bus can be arbitrarily low as long as the IIC bus timing constraints (which do not specify the duration of the clock cycles, but mostly deal with dependencies between the SDA and SCL lines) are met.

3.4. EXERCISES 87

If you are implementing this in a bit-banging solution, do not forget that after setting SCL to high (by setting the pin to input), you must wait for the rising edge on SCL before you can start the timer that will set SCL to low again.

3.3.3 Multi-Master Mode

For a multi-master system to work, we need some means to control bus access and to synchronize the multiple clock signals. The IIC bus specification utilizes the wired-AND property of the SDA and SCL lines to achieve these goals.

Let us look at SCL first: Assume that initially, each master generates its clock signal independently of the other masters and puts it on SCL. Due to the wired-AND property, the first master to generate a falling edge will set SCL to low. Since the masters read back the actual value of SCL, as described in Section 3.3.2, and start timing a low or high phase only after the corresponding edge has been detected on SCL, the first falling edge on SCL triggers timing of the low phase on all masters. Now one by one, the masters will finish their low phases and try to set SCL to high. However, as long as one master still remains low, the SCL line stays low due to the wired-AND property. Hence, the master with the longest low phase generates the low phase of the resulting SCL signal. When this master goes high, the SCL signal rises to high and all masters start timing their high phases. Here, the first master to finish its high phase will set SCL to low again, effectively ending the SCL high phase. Hence, the master with the shortest high phase generates the high phase of the resulting SCL signal.

Bus arbitration uses the wired-AND property of the SDA line. When the bus is idle, any master can generate the start condition and begin to transmit the slave address. Like with the SCL line, the master reads back the SDA line to check whether the bit it has written has actually made it to SDA. Again, a low level will be dominant, so a master who writes a 1 and reads back a 0 recognizes that another master is using the bus as well and stops transmitting. In the end, only one master will remain (except if two masters have sent exactly the same message, in which case backing off is not necessary).

3.3.4 Extended Addresses

As we have already mentioned, the original 7-bit addressing scheme was later extended to 10-bit addresses. To allow compatibility with the original 7-bit addressing, one of the reserved 7-bit addresses $(11110XX)_2$ was used to implement 10-bit addressing:

To write to a slave, the master sends $(11110XX)_2$ in the address field and sets R/\overline{W} to 0. The XX in the field are the two most significant bits of the 10-bit slave address. Each slave compares these two bits to the msb's of its own address and acknowledges if there is a match. The master now sends the remaining 8 bits of the address in the next byte. Only one of the previously addressed slaves will find a match and acknowledge. After that, the master transmits data to the slave.

To read from a slave, the master first sends $(11110XX)_2$ and sets R/W to 0. It then sends the low byte of the address and waits again for the acknowledge. After the acknowledge, the master generates a repeated start condition and again sends $(11110XX)_2$, but this time sets R/W to 1. The slave that was addressed last will react to the match of the two msb's and will start transmitting in the next byte.

3.4 Exercises

Exercise 3.1 Explain the differences between synchronous and asynchronous communication. Can

you come up with a protocol that has both synchronous and asynchronous properties?

Exercise 3.2 Assume you have a UART frame format of 8E1. What percentage of the bandwidth is used for data, what is used up by the frame itself?

Exercise 3.3 Adapt equations (3.3)-(3.6) to account for e erroneous samples per bit. Remember: s_{v_n-e} and s_{v_n+e} now both have to be within bit k. How can you use your new formulas to account for an even s?

Exercise 3.4 You use the SPI to communicate with a peripheral device. What percentage of the bandwidth is used for data, what is used up by the communication frame itself?

Exercise 3.5 You use the IIC bus to transmit one byte of data to a slave. What percentage of the bandwidth is used for data, what is used up by the communication frame itself?

Exercise 3.6 We explained how the IIC bus synchronizes the clock signals of multiple slaves. How problematic is it that the resulting clock signal inherits the shortest high phase?

Exercise 3.7 How does the 10-bit addressing feature of the IIC bus affect 7-bit address devices?

Appendix A

Table of Acronyms

A

AC Alternating Current (Wechselstrom)

AD Analog/Digital

ADC Analog/Digital Converter (Analog/Digital-Wandler)

ALU Arithmetic-Logic Unit

B

BDLC Byte Data Link Control
BDM Background Debug Mode

BOR Brown-Out Reset bps bits per second

 \mathbf{C}

CAN Controller Area Network (Bus)
CC Condition Code (Register)

CISC Complex Instruction Set Computer

CLCC Ceramic Leaded Chip Carrier (casing, Gehäuseform)

COP Computer Operates Properly

CPU Central Processing Unit (Zentrale Recheneinheit)
CQFP Ceramic Quad Flat Pack (casing, Gehäuseform)

D

DA Digital/Analog

DAC Digital/Analog Converter (Digital/Analog-Wandler)

DC Direct Current (Gleichstrom)
DDR Data Direction Register

DIL Dual In Line (casing, Gehäuseform)

DIP Dual-In-line Package (casing, Gehäuseform, same as DIL)

DMA Direct Memory Access

DNL Differential Non-Linearity (ADC)

DP Dot Point (Dezimalpunkt)

DRAM Dynamic RAM

DSP Digital Signal Processor
DUT Device Under Test

 \mathbf{E}

EEPROM Electrically Erasable and Programmable ROM

EMC Electromagnetic Compatibility (Elektromagnetische Verträglichkeit, EMV)
EMI Electromagnetic Interference (Elektromagnetische Beeinflussung, EMB)

EMR Electro-Mechanical Relay

EPROM Erasable and Programmable ROM

ESD Electrostatic Discharge (Elektrostatische Entladung)

 \mathbf{F}

FPGA Field Programmable Gate Array

I

I²C Inter-Integrated Circuit (bus)

ICD In-Circuit Debugger ICE In-Circuit Emulator

ICSP In-Circuit Serial Programming

IDE Integrated Development Environment

IE Interrupt Enable (Bit)
IF Interrupt Flag (Bit)

IIC see I²C

INL Integral Non-Linearity (ADC) IR Infrared; Instruction Register

IRQ Interrupt Request

ISP In-System Serial Programming (programming interface)

ISR Interrupt Service Routine
ISS Instruction Set Simulator

J

JTAG Joint Test Action Group (debug interface)

 \mathbf{L}

LED Light Emitting Diode (Leuchtdiode)

LOC Lines of Code

LQFP Low Profile Quad Plastic Flat Back (casing, Gehäuseform)

LSB Least Significant Bit

 \mathbf{M}

MCU Microcontroller Unit

MISO Master In, Slave Out (part of SPI)

MMU Memory Management Uni

MOSI Master Out, Slave In (part of SPI)

MSB Most Significant Bit MSCAN Motorola Scalable CAN

 \mathbf{N}

NMI Non-Maskable Interrupt

NRZ Non Return to Zero (encoding)

NVRAM Non-Volatile RAM

 \mathbf{O}

OnCE On-Chip Emulation (debug interface)

OTP One-Time Programmable

P

PC Program Counter

PCS Peripheral Chip Select (part of SPI)

PCB Printed Circuit Board

PDIP Plastic Dual-In-Line Package (casing, Gehäuseform)

PIN Port Input Register (digital I/O)

PLCC Plastic Leaded Chip Carrier (casing, Gehäuseform)

PROM Programmable ROM

PWM Pulse Width Modulation (Pulsbreitenmodulation)

POR Power-On Reset ppm Parts Per Million pps Pulses Per Second

Q

QFP Quad Plastic Flat Back (casing, Gehäuseform)

R

RAM Random Access Memory

RISC Reduced Instruction Set Computer

ROM Read-Only Memory

rpm Revolutions Per Minute (DC Motor, Umdrehungen pro Minute)

RTC Real-Time Clock (Echtzeituhr)

 \mathbf{S}

SAR Successive Approximation Register
SCI Serial Communications Interface
SCL Serial Clock Line (part of IIC)
SCK System Clock (part of SPI)
SDA Serial Data Line (part of IIC)

SDI Serial Debug Interface

SO Small Outline (casing, Gehäuseform)

SP Stack Pointer

SPI Serial Peripheral Interface SS Slave Select (part of SPI) SSP Synchronous Serial Port

SSR Solid State Relay SRAM Static RAM

T

TCK Test Clock (JTAG)
TDI Test Data In (JTAG)

TDO Test Data Out (JTAG)
TMS Test Mode Select (JTAG)

TQFP Thin Quad Plastic Flat Back (casing, Gehäuseform)
TWI Two-wire Serial Interface (Atmel's name for IIC)

 \mathbf{U}

UART Universal Asynchronous Receiver/Transmitter

USART Universal Synchronous/Asynchronous Receiver/Transmitter

V

VSO Very Small Outline (casing, Gehäuseform)

 \mathbf{W}

WCET Worst-Case Execution Time

Index

0-address format architecture, 17	register indirect, 20
1-address format architecture, 17	alternate functions of port pins, 33
2-address format architecture, 18	ALU, 12
3-address format architecture, 18	analog comparator, 41
80/20 rule, 15	analog I/O
·	analog-to-digital converter (ADC), 42
absolute addressing mode, 20	comparator, 41
accumulator, 12	conversion trigger, 49
accumulator architecture, 17	digital-to-analog converter (DAC), 40
actual accuracy, 48	granularity, 43
ADC, 42	meta-stability, 42
actual accuracy, 48	R-2R resistor ladder, 41
bipolar, 50	reference voltage, 44
conversion time, 43	resolution, 43
differential input, 50	word width, 43
differential non-linearity, 48	analog-to-digital converter (ADC), 42
flash converter, 45	arithmetic logic unit, 12
gain amplification, 50	asynchronous interface, 73
gain error, 48	atomic action, 52
integral non-linearity, 48	atto, 8
offset error, 48	autodecrement addressing mode, 20
quantization error, 48	autoincrement addressing mode, 20
sample/hold, 44	avalanche injection, 28
single-ended conversion, 50	
successive approximation converter, 46	based addressing mode, 20
tracking converter, 46	baud rate, 75
transfer function, 43	baud rate register, 77
unipolar, 50	bi-directional communication, 74
addressing modes	Big Endian, 31
absolute, 20	binary-weighted resistor, 41
autodecrement, 20	bipolar, 50
autoincrement, 20	bit-banging, 84
based, 20	bits per second (bps), 75
direct, 20	BOR, 71
displacement, 20	brown-out reset, 71
immediate, 20	bus, 73
indexed, 20	
literal, 20	capacitor, 26
memory indirect, 20	charge pumps, 29
register, 20	Complex Instruction Set Computer, 15

computer operates properly, 68	event
condition code register, 12	interrupt, 52
continuous mode, 49	polling, 52
control unit, 11, 14	exa, 8
controller family, 3	excess representation, 50
conversion time, 43	external event, 55
COP, 68	external reset, 71
counter, 60	
	femto, 8
DAC, 40	FETs, 28
R-2R resistor ladder, 41	field effect transistors, 28
RC low-pass filter, 40	Flash, 29
data direction register, 33	flash converter, 45
data memory, 22	floating gate, 28
data path, 11	floating pin, 37
differential inputs, 50	full-duplex, 74
differential interface, 74	gain amplification, 50
differential non-linearity, 48	gain error, 48
digital I/O, 33	general-purpose registers, 20
synchronizer, 35	giga, 8
alternate functions, 33	glitch, 65
data direction register, 33	global interrupt enable, 52
floating pin, 37	granularity (ADC), 43
input delay, 35	granularity (ADC), 43 granularity (timer), 61
meta-stability, 35	granularity (timer), or
noise cancellation, 37	half-duplex, 74
open drain input, 37	hard-wired, 14
port, 33	Harvard Architecture, 15
port input register, 33	
port register, 33	IIC, 83
pull resistor, 37	dominant, 84
sink input, 38	recessive, 84
sink output, 38	immediate addressing mode, 20
source input, 38	index register, 12
source output, 38	indexed addressing mode, 20
Digital Signal Processor, 7	INL, 48
digital-to-analog converter (DAC), 40	input capture, 62
direct addressing mode, 20	accuracy, 63
displacement addressing mode, 20	input delay, 35
DNL, 48	instruction memory, 22
DRAM, 26	instruction register, 14
DSP, 7	instruction set, 15
Dynamic Random Access Memory, 26	arithmetic-logic instructions, 18
y	control instructions, 19
EEPROM, 29	data transfer instructions, 19
Embedded Processor, 7	execution speed, 18
Embedded System, 7	instruction size, 16
EPROM, 28	orthogonal, 20

program flow instructions, 19	Little Endian, 31
integral non-linearity, 48	load/store architecture, 18, 20
Inter-IC, 83	
interface	Mask-ROM, 27
asynchronous, 73	master-slave, 74
bus, 73	mega, 8
differential, 74	Memory, 22
full-duplex, 74	data memory, 22
half-duplex, 74	DRAM, 26
master-slave, 74	dynamic random access memory, 26
multi-drop network, 73	EEPROM, 28
parallel, 73	electrically erasable programmable read-only
point-to-point, 73	memory, 28
RS-232, 80	EPROM, 28
RS-422, 80	erasable programmable read-only memory, 28
RS-485, 80	Flash EEPROM, 29
serial, 73	instruction memory, 22
Serial Communication Interface, 75	non-volatile, 27
single-ended, 74	non-volatile RAM, 29
SPI, 82	NVRAM, 29
synchronous, 73	programmable read-only memory, 27
UART, 75	PROM, 27
USART, 81	read-only memory, 27
internal events, 55	register file, 22
internal reset, 71	ROM, 27
	SRAM, 23
interrupt	static random access memory, 23
enable bit, 52	volatile, 23
flag bit, 52	memory indirect addressing mode, 20
ISR, 52	meta-stability, 35, 42
latency, 56	micro, 8
mode, 52	Microcontroller, 7
NMI, 53	microinstructions, 14
non-maskable, 53	Microprocessor, 6
service routine, 52	milli, 8
spurious, 55	MISO, 82
vector, 53	Mixed-Signal Controller, 7
vector table, 53	modulus mode, 60
interrupt service routine, 52, 57	MOSI, 82
interrupts, 52	most significant bit, 12
ISR, 52	MROM, 27
:: ₄ 50	multi-drop networks, 73
jitter, 59	maiti-drop networks, 73
kilo, 8	nano, 8
KIIU, O	negative-logic, 33
leakage currents, 26	nested interrupt, 54
level interrupt, 52	NMI, 53
literal addressing mode, 20	noise cancellation, 37, 55, 65

Non Return to Zero, 76	quantization error, 48
non-maskable interrupt, 53	D 0D 1 1 1 1 1 1
non-volatile memory, 27	R-2R resistor ladder, 41
Non-Volatile RAM, 29	RAM, 23
NRZ, 76	RC low-pass filter, 40
NVRAM, 29	read-modify-write, 34, 53
Nyquist criterion, 44	read-only memory, 27
	real-time clock, 62
offset error, 48	Real-Time System, 7
One Time Programmable EPROMs, 28	Reduced Instruction Set Computer, 15
One Time Programmable microcontrollers, 28	reference voltage, 44
one's complement, 12	register addressing mode, 20
open-drain input, 37	register file, 22
orthogonal instruction set, 20	register indirect addressing mode, 20
OTP, 28	reset, 70
OTP-EPROMs, 28	brown-out reset, 71
output compare, 65	external reset, 71
11.11	internal reset, 71
parallel interface, 73	power-on reset, 71
parity bit, 75	watchdog reset, 71
peta, 8	reset routine, 70
pico, 8	resolution (ADC), 43
point-to-point, 73	resultion (timer), 60
polling, 52	ROM, 27
POR, 71	RS-232, 80
port input register, 33	RS-422, 80
port register, 33	
ports, 33	sample/hold stage, 44
positive-logic, 33	SAR, 47
power consumption, 69	SCI, 75
power prefixes, 8	SCK, 82
power save	SCL, 83
clocking frequency reduction, 69	SDA, 83
module shutdown, 69	Serial Clock Line, 83
optimized design, 70	Serial Communication Interface, 75
voltage reduction, 69	Serial Data Line, 83
power-on reset, 71	serial interface, 73
prescaler, 61, 63	Serial Peripheral Interface, 82
processor, 7	Shannon's sampling theorem, 44
program counter, 14	single conversion mode, 49
Programmable Read Only Memory, 28	single-ended conversion, 50
PROM, 28	single-ended interface, 74
pull resistor, 37	sink input, 38
pulse width modulation, see PWM	sink output, 38
glitch, 65	sleep modes, 69
up-counter, 65	source input, 38
up-down-counter, 66	source output, 38
PWM, 40, 65	SPI, 82

MISO, 82	parity error, 77
MOSI, 82	unipolar, 50
SCK, 82	Universal Asynchronous Receiver Transmitter, 75
SS, 82	Universal Synchronous Asynchronous Receiver Trans
spurious interrupts, 55	mitter, 81
SRAM, 23	USART, 81
SS, 82	
stack, 13	variable size instructions, 17
stack architecture, 17	volatile memory, 23
stack pointer, 13	Von Neumann Architecture, 15
Static Random Access Memory (SRAM), 23	von Neumann bottleneck, 15
status register, 12	watchdog reset, 71
successive approximation converter, 46	watchdog timer, 68
successive approximation register, 47	Wilkes, Maurice, 14
synchronizer, 35	wired-AND, 84
synchronous interface, 73	wired-NOR, 84
	word width, 43
tera, 8	word width, 43
timer, 60	yocto, 8
asynchronous mode, 62	yotta, 8
external, 62	•
granularity, 61	zepto, 8
input capture, 62	zetta, 8
internal clock, 60	
modulus mode, 60	
output compare, 65	
prescaled, 61	
pulse accumulator, 62	
pulse width modulation, 65	
resolution, 60	
system clock, 60	
timestamping accuracy, 63	
tracking converter, 46	
transfer function, 43	
transistor	
FET, 28	
field effect transistor, 28	
TWI, 84	
two's complement, 12, 50	
Two-wire Interface, 84	
LIADT 75	
UART, 75	
baud rate, 75	
baud rate register, 77	
data overrun, 77	
frame error, 77	
oversampling, 76	
parity, 75	

Bibliography

- [Atm] Atmel. http://www.atmel.com/dyn/products/devices.asp?family_id=607. 4
- [Bal01] Stuart Ball. Analog Interfacing to Embedded Microprocessors. Newnes, 2001. 40
- [Ber02] Arnold S. Berger. Embedded Systems Design. CMP Books, 2002. 4
- [Cad97] Frederick M. Cady. *Microcontrollers and Microcomputers*. Oxford University Press, 1997.
- [Edw03] Lewin A.R.W. Edwards. Embedded System Design on a Shoestring. Newnes, 2003.
- [Hoe94] David F. Hoeschele. *Analog-to-Digital and Digital-to-Analog Conversion Techniques*. Wiley Interscience, 2nd edition, 1994. 40
- [HP90] John L. Hennessy and David A. Patterson. *Computer Architecture: A Quantitative Approach*. Morgan Kaufmann Publishers Inc., 1990. 11, 19, 20
- [Phi00] Philips. The I²C-bus specification, January 2000. http://www.semiconductors.philips.com/acrobat/various/I2C_BUS_SPECIFICATION_3.pdf. 83
- [Sim02] David E. Simon. An Embedded Software Primer. Addison Wesley, 2002.
- [Val03] Jonathan W. Valvano. Embedded Microcomputer Systems. Thomson Brooks/Cole, 2003.
- [Wik] Wikipedia. http://www.wikipedia.org/wiki/Embedded_system. 7