# PURDUE UNIVERSITY <br> GRADUATE SCHOOL Thesis/Dissertation Acceptance 

This is to certify that the thesis/dissertation prepared
By Kaiyang Liu

## Entitled

A Selective Polarity DC-DC Converter with Virtually Infinite Voltage Levels

For the degree of Master of Science in Electrical and Computer Engineering

Is approved by the final examining committee:

Afshin Izadian
Co-chair
Maher Rizkalla
Co-chair
Lingxi Li

To the best of my knowledge and as understood by the student in the Thesis/Dissertation Agreement, Publication Delay, and Certification Disclaimer (Graduate School Form 32), this thesis/dissertation adheres to the provisions of Purdue University's "Policy of Integrity in Research" and the use of copyright material.

Approved by Major Professor(s): Afshin Izadian

Approved by: Brian King 7/28/2016
Head of the Departmental Graduate Program
Date

# A SELECTIVE POLARITY DC-DC CONVERTER WITH VIRTUALLY INFINITE VOLTAGE LEVELS 

A Thesis<br>Submitted to the Faculty<br>of<br>Purdue University<br>by<br>Kaiyang Liu<br>In Partial Fulfillment of the Requirements for the Degree<br>of<br>Master of Science in Electrical and Computer Engineering

August 2016

Purdue University
Indianapolis, Indiana

For my parents

## ACKNOWLEDGMENTS

This research would not have been possible without the help and guidance of Dr. Afshin Izadian. In spite of having a busy schedule, Dr. Izadian took time to discuss the progress of my work every week. The discussions with Dr. Izadian helped me learn and make progress in my work. It was his continuous support and motivation that I could complete my research. I am also thankful to Dr. Maher Rizkalla, for his constant support throughout the course of my work and Dr. Lingxi Li, for taking time out of his busy schedule to be a part of my advisory committee. I would also like to thank the Departments of Electrical and Computer Engineering and Technology for allowing the collaboration between the two departments for research. I would like to thank Ms. Sherrie Tucker for helping me throughout the Masters program.

## TABLE OF CONTENTS

Page
LIST OF TABLES ..... V
LIST OF FIGURES ..... vi
ABSTRACT ..... X
1 INTRODUCTION ..... 1
1.1 DC-DC Converters ..... 1
1.2 DC Microgrid ..... 3
1.3 About This Thesis ..... 4
2 SELECTIVE POLARITY DC-DC CONVERTER ..... 7
2.1 Circuit Configuration ..... 7
2.2 Modes of Operation ..... 8
2.3 Sizing ..... 13
2.4 Simulink Model ..... 23
2.5 Simulation Result ..... 24
3 MATHEMATICAL ANALYSIS ..... 37
3.1 State-space Averaging model ..... 37
3.2 Transfer Function ..... 40
3.3 Small-Signal Analysis ..... 45
3.4 Stability Analysis ..... 49
4 PROPOTYPE TESTING ..... 54
4.1 Components Selection ..... 54
4.2 Inductor Manufacturing ..... 56
4.3 Experimental Verification ..... 61
5 SUMMARY ..... 83
LIST OF REFERENCES ..... 84

## LIST OF TABLES

Table Page
3.1 Parameter of the new DC-DC converter ..... 46
4.1 Considerations for Core Selection I ..... 57
4.2 Considerations for Core Selection II ..... 57

## LIST OF FIGURES

Figure Page
2.1 New selective polarity DC-DC converter ..... 7
2.2 Positive mode I, Q and D1 are synchronized, Q: OFF, D2: ON. ..... 10
2.3 Positive mode II, $Q$ and $D_{1}$ are synchronized, $Q:$ ON, $D_{1}$ : OFF. ..... 10
2.4 Negative mode I, $Q$ and $D_{1}$ are synchronized, $Q:$ Off, $D_{2}$ : ON. ..... 10
2.5 Negative mode II, $Q$ and $D_{1}$ are synchronized, $Q:$ ON, $D_{2}$ : OFF. ..... 10
2.6 Voltages and currents of the components in the converter under the posi- tive mode ..... 11
2.7 Voltages and currents of the components in the converter under the posi- tive mode ..... 12
2.8 Voltage ripple of output capacitor $C_{2}$ in positive mode ..... 18
2.9 Voltage ripple of output capacitor $C_{2}$ in negative mode ..... 22
2.10 Simulink model of the new DC-DC converter in positive mode by using Simpowersystem tool box in Matlab ..... 23
2.11 Output Voltage $V_{o}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$,Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, andDiode Voltage $V_{d}$ for positive boost mode. (Duty cycle $=79.5 \%, V_{o}=170 \mathrm{~V}$,$I_{o}=1.133 \mathrm{~A}, I_{L_{1}}=11.4 \mathrm{~A}, I_{L_{2}}=-1.141 \mathrm{~A}, I_{q}=11.42 \mathrm{~A}, I_{d}=1.131 \mathrm{~A}, V_{C_{1}}=28.03 \mathrm{~V}$,$V_{D}=170$ )26
2.12 Output Voltage $V_{o}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, DiodeCurrent $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and DiodeVoltage $V_{d}$ for positive boost mode. (Duty cycle $=28.7 \%, V_{o}=60.07 \mathrm{~V}$,$I_{o}=0.4 \mathrm{~A}, I_{L_{1}}=1.06 \mathrm{~A}, I_{L_{2}}=-0.4042 \mathrm{~A}, I_{q}=1.064 \mathrm{~A}, I_{d}=0.403 \mathrm{~A}, V_{C_{1}}=29.96 \mathrm{~V}$,$\left.V_{D}=60.08 \mathrm{~V}\right)$27
2.13 Output Voltage $V_{o}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive boost mode. (Duty cycle $=10.3 \%, V_{o}=20.05 \mathrm{~V}$, $I_{o}=0.1337 \mathrm{~A}, I_{L_{1}}=0.124 \mathrm{~A}, I_{L_{2}}=-0.134 \mathrm{~A}, I_{q}=0.123 \mathrm{~A}, I_{d}=0.1336 \mathrm{~A}, V_{C_{1}}=30 \mathrm{~V}$, $\left.V_{D}=20.06 \mathrm{~V}\right)$

## Figure

2.14 Output Voltage $V_{o}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive boost mode. (Duty cycle $=-83.3 \%, V_{o}=-169.5 \mathrm{~V}$, $I_{o}=-1.13 \mathrm{~A}, I_{L_{1}}=10.81 \mathrm{~A}, I_{L_{2}}=1.134 \mathrm{~A}, I_{q}=10.79 \mathrm{~A}, I_{d}=1.136 \mathrm{~A}, V_{C_{1}}=27.59 \mathrm{~V}$, $\left.V_{D}=-170 \mathrm{~V}\right)$ ..... 32
2.15 Output Voltage $V_{o}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive boost mode. (Duty cycle=-45.3\%, $V_{o}=-59.9 \mathrm{~V}, I_{o}=-$ $0.399 \mathrm{~A}, I_{L_{1}}=1.75 \mathrm{~A}, I_{L_{2}}=0.4002 \mathrm{~A}, I_{q}=1.75 \mathrm{~A}, I_{d}=0.4017 \mathrm{~A}, V_{C_{1}}=29.53 \mathrm{~V}$, $\left.V_{D}=-60 \mathrm{~V}\right)$ ..... 33
2.16 Output Voltage $V_{o}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive boost mode. (Duty cycle=-23.3\%, $V_{o}=-$ $20.06 \mathrm{~V}, I_{o}=-0.134 \mathrm{~A}, I_{L_{1}}=0.212 \mathrm{~A}, I_{L_{2}}=0.1334 \mathrm{~A}, I_{q}=0.2115 \mathrm{~A}, I_{d}=0.134 \mathrm{~A}$, $\left.V_{C_{1}}=29.98 \mathrm{~V}, V_{D}=-20.06 \mathrm{~V}\right)$ ..... 35
3.1 The redrawn circuit for DC analysis by using the Vorprians PWM switch model ..... 41
3.2 Reference circuit indicating normal port conditions ..... 42
3.3 Reference circuit indicating null conditions for negative peak ..... 43
3.4 Reference circuit indicating null conditions for positive peak ..... 44
3.5 Simulation result of negative peak from Simpowersystem model with $\mathrm{D}=$ - $83.3 \% . V_{o}=-169.5 \mathrm{~V}$ ..... 47
3.6 Simulation result of negative peak from transfer function model with $\mathrm{D}=83.3 \%, \Delta d=-1.75 \% V_{o}=-169.5 \mathrm{~V}$ ..... 48
3.7 Simulation result of positive peak from Simpowersystem model with duty cycle $D=79.5 \%$. output voltage $V_{o}=170 \mathrm{~V}$ ..... 48
3.8 Simulation result of positive peak from transfer function model with duty cycle $D=79.5 \%$, variation $\Delta d=-5.32 \%$. output voltage $V_{o}($ Max $)=170 \mathrm{~V}$ ..... 49
3.9 Bode Plots for Negative Output Voltage ..... 50
3.10 Bode Plots for Positive Output Voltage ..... 51
3.11 Pole-Zero maps for Negative Peak ..... 52
3.12 Pole-Zero maps for Positive Peak ..... 52
3.13 Step Response for Negative Output Voltage ..... 53
3.14 Step Response for Positive Output Voltage ..... 53

## Figure

4.1 Dimensions of toroidal core ..... 59
4.2 Dimensions of magnet wire ..... 59
4.3 Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Cur-rent $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Volt-age $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive boost mode (170V).62
4.4 Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive boost mode ( 60 V ).65
4.5 Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive buck mode.
4.6 Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for negative boost mode ( -170 V ).
4.7 Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive boost mode (-60V).
4.8 Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive buck mode.
4.9 Comparison of Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive boost mode (170V).
4.10 Comparison of Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive boost mode (60V).
4.11 Comparison of Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive buck mode.
4.12 Comparison of Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for negative boost mode (-170V).
4.13 Comparison of Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for negative boost mode (-60V).80
4.14 Comparison of Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for negative buck mode.81


#### Abstract

Liu, Kaiyang. M.S.E.C.E., Purdue University, August 2016. A Selective Polarity DC-DC Converter With Virtually Infinite Voltage Levels. Major Professor: Afshin Izadian.

This research introduces a new design of a converter modified from SEPIC converter (Single end primary inductive converter), capable of generating desired voltage levels and polarities. The new switching converter topology allows for boost and buck of the input voltage theoretically achieving infinite positive and negative voltage levels. The proposed topology utilizes single high frequency switch to perform the power conversion which simplifies the design of the gate driver, but meanwhile, it still retains the ability to provide a wide range of output voltage. Mathematical modeling of the converter and computer simulations are validated by experimental data. To verify its performance a prototype was designed and built. It is experimentally proven that the circuit can generate a desired voltage in the range of voltages up to 170 V , delivering 480 Watts of power to a resistive load.


## 1. INTRODUCTION

### 1.1 DC-DC Converters

DC-DC converter is usually form a very important part in many different industrial applications [1-7]. As an example, it is highly utilized in Fuel Cell Vehicle, because it smoothly and fast controls the output power of the Fuel Cell. As the basic function, DC-DC converter has its advantage of high reliability, high efficiency, high stability, and high power density [8]. These characteristics satisfy the requirement for most of the industrial applications. Therefore, a DC-DC converter with the ability to step up and step down the input voltage and have met the basic characteristics have important practical industrial utilization.

The basic topologies of the DC-DC converter can be classified in two different types: isolated converter and non-isolated converter [9]. While comparing with these two different types of DC-DC converter, it can be observed that the isolated DCDC converter does not able to achieve the same level of high efficiency as the nonisolated one. As the reason, the isolated DC-DC converter performs the voltage conversion through using a transformer, which is considered to have too much power consumption [8]. Therefore, with higher efficiency, non-isolated DC-DC converter is often used in industrial applications. The latter also contains single-switch topologies, which includes two-switch cascade converter, Cuk converter, boost-buck converter, single-ended-primary-inductance converter (SEPIC), and some other novel converters with coupled inductors [10-12]. Cuk converter, boost-buck converter, and single-ended-primary-inductance converter (SEPIC) are three main types of converters. The conventional buck-boost converters and Cuk converters are called inverting converters, because in their basic form, the polarity of the output voltage can be reversed from the input voltage. As a noninverting buck-boost converter, SEPIC converter has been
attracting much attention since the polarity of their output voltage stay stable and the components bear lower stress. Due to the absence of direct energy transfer path, the voltage and current stress of the single-switch converter are usually high.

Nowadays, many of those industrial applications, such as photovoltaic [13], [14], fuel cell energy system [15], [16], high-intensity discharge lamp (HID), DC back-up energy systems, and electric vehicle, required high voltage gain DC-DC converters. Especially for photovoltaic energy conversion system and fuel cell systems, in order to connect to the grid-connected inverter, they usually need high step up and large input current DC-DC converter to boost the low voltage ( $18 \mathrm{~V}-56 \mathrm{~V}$ ) to a high voltage (200V-400V). As another example, high-intensity discharge lamp (HID) demands for high voltage gain DC-DC converters to raise a 12 V battery voltage to a steady operated 100 V output voltage while it is applied for automobile headlamps [17], [18]. Conventional DC-DC boost converter is not suitable for high voltage gain application because of high voltage stress and high duty cycle. Theoretically, a basic boost converter can achieve infinite voltage gain if the duty cycle is able to set to an extremely high percentage. However, in practice, the parasitic elements of inductors, capacitors, and power transistors will limit the peak value of the voltage gain that the boost converter can step up to. On the other hand, a serious reverse-recovery problem of the rectifier diode may be induced the extremely high duty cycle operation, and also cause large current ripples [19].

To achieve high voltage gain without using an extremely high duty cycle, several different types of topologies can be selected from, including cascaded boost converter [20], coupled inductor [21] and transformer topologies [22]. As mentioned before, transformer may consume much energy, which leads to a lower efficiency comparing with the other solutions. Cascaded designs required more number of switches and gate driver circuits, so these converters requires large space on board and complicate switching map [23]. The multilevel boost design also usually has disadvantage such as high current stress of the switches, complexity (these converters contain large number of parts), bad performance in case of wide load variation. Coupled inductors
is another technique used in the high step up converters. For example, a high step-up parallel boost converter with coupled inductors is introduced in [24]. In these type of converters, due to the input current ripple, there is a limitation on the duty cycle of the switch and number of parallel phase.

Single-ended-primary-inductance converter (SEPIC) is a good choice for many of the industrial application that required high voltage gain such as photovoltaic. The advantage of using SEPIC can be concluded as the following 4 points [25]: 1. It is a noninverting buck-boost converter. Output voltage will stay with the same polarity, 2. Input current is continuous, 3. Has the capability to work in both step-up and stepdown modes. 4. Low amount of EMI because of the low input current ripple [26], [27]. Increasing the output voltage can be performed by increase the duty cycle of the main switch.

### 1.2 DC Microgrid

The rise of the concern of the fossil oil depletion and environmental issues has lead the energy demand as well as concern towards renewable and green energy increasing dramatically. The focus of researches and industrial production has gradually shifted into this direction. Most of renewable energy units generate DC output voltage, and required power electronic devices like high voltage gain DC-DC converter to adapt their output to network conditions [28]. On the other hand, the consumer equipment such as computers, TV, LED lighting, electronic gadgets, BLDC fan etc., need the DC power of various voltages and polarities to operate normally [29]. However, the performance of all those DC loads need conversion of the available AC power into DC power, and most of the conversion stages are completed using traditional low-efficient rectifiers. Therefore, power flows from the source to the load need to go through several DC-AC-DC power conversion stages, which result in substantial energy losses. For this reason, in many cases, using DC microgrids to transmit power seems more justified since it avoided all these conversions. Comparing with the AC microgrid,
the advantage of the DC microgrid can be summarized as follows [30-34]: 1) More efficient power transmission, 2) Few wires are required in a bipolar system than a three phase system, 3) Better stability of system operation, 4) No reactance in line, 5) DC system does not require frequency monitoring, 6) Limited transient and its stability issues, 7) No electromagnetic interference, 8) Lower line resistance.

Distributed generation system (DG) is a system that mostly uses renewable energy sources of power and appears as a viable alternative to reduce transmission losses, increase reliability, and reduce the need for large power plants [35]. In the DG systems, DC microgrid can be used for optimal control of power flow from the sources to loads [36], [37]. A high quality power will be supplied to consumers through the DC microgrid. The power transmission in DC microgrid can be performed with single wire, two wire, and even three wire, which can divide DC microgrid into three different DC-link types: Monopolar, Bipolar, and Homopolar. Within all three types of DC-link types, Bipolar is commonly implemented for residential and industrial distributions. Bipolar DC microgrid contains three wires. One with positive polarity, one with negative polarity and one that connects to the ground [38]. Comparing with a unipolar system, bipolar transmission lines have the following advantages [28]: higher reliability, because if one line fails the power transmission can still be performed for half of the loads; increased energy transmission capacity; reduced current levels with about half the current drawn in unipolar transmission line; lower power losses.

### 1.3 About This Thesis

This paper presents a new SEPIC-base DC-DC converter that utilizes one high frequency transistor to generate selective polarity voltages. The voltage levels generated through this converter can reach infinite levels. This depends on the resolution of the pulse width in PWM control structure. In conventional power converters [39-43], a voltage step up or step down may require additional power circuit and control algorithms. Yet these converters achieve digital $2,3,5$ or 7 voltage levels. Compared with
traditional two-stage amplifiers and conventional DC-DC power converters, the new single-stage switching converter is able to boost and buck the supply voltage, change the polarity of the load voltage, and generate virtually infinite voltage level for the output voltage only through changing the direction of the diode and duty cycle of the transistor without using any additional power circuit or control algorithm. It not only reduce the size and cost, but also decrease the efficiency.

One other topology that is always used to generate either positive or negative output voltages is controlled AC-DC rectifier. By modifying the firing angle of the rectifier control unit, not only the output voltage polarity can be selected, the level of output voltage can also be adjusted. This effect has a good use in a DC motor driver which can expand its operating regions to 4 quadrants. On the other hand, another converter that has the ability to step up and step down voltage in both polarities is a 5-switch bipolar buck-boost converter [44]. Comparing with the controlled AC-DC rectifier and 5-switch topology with the converter proposed in this paper, the proposed converter has the lower amount of switches, which means it demands simpler control method, and consuming lower energy. With only one switch to control, the liberty of needing synchronized operation of several switches and utilization of multiple parallel structure converters.

A comprehensive introduction of the new SEPIC-base DC-DC converter is given in the following eight chapters. In chapter II, the configuration of the circuit is introduced, the circuit diagram and an introduction of the circuit are given. Chapter III explains how the proposed converter operates. Four basic operating modes are briefly described. Chapter IV specifically analyses converter behavior under these four different operating modes and details the principles of the operations. Formulas and state-space mathematical models of each mode are also demonstrated in this chapter. Chapter V presents the sizing process for the elements in the converter in order to generate the desired output. The small signal analysis is finished in chapter VI, and the transfer function is obtained as result and tested in MATLAB to prove the transfer function is actually corresponding to the system. In chapter VII, the stability
of the proposed converter in both positive peak and negative peak has been analyzed, and the results of the experiment validation for both simulation model and practical experimental prototype are presented in chapter VIII. Besides, details of the prototype setup, chart of tested duty cycle with matched output voltage, and the analysis of the results are also included in chapter VIII to provide a better understanding of the validation results. In the end of this paper, final conclusions are drawn in chapter IX to summarize the properties and re-emphasized the superiority, originality, and the importance of the proposed converter.

## 2. SELECTIVE POLARITY DC-DC CONVERTER

### 2.1 Circuit Configuration

The SPEIC based converter that is introduced in this section is shown in Figure 2.1. It is designed based on a conventional SEPIC converter and has some components modified in order to achieve the feature of polarity changing. This new converter allows the load current to conduct in both directions (selective), hence creating positive and negative load voltage (on-demand). The boost converter in the first stage of the SEPIC converter has the ability to adjust the voltage level through changing the duty cycle of the power switch, and the relay that connected with diodes $D_{1}$ and $D_{2}$ has the ability to determine the direction of the load current flow.


Fig. 2.1. New selective polarity DC-DC converter

The unique feature of this new converter, comparing with classical SEPIC converter, is the replacement of the diode by a new set of devices that two diodes $D_{1}$ and $D_{2}$ connect to the two branches of a selector switch in opposite directions, which allows either of the diodes to be conducted into the circuit and control the direction of the load current. As the main switch to adjust the voltage level of the output, a

MOSFET is utilized here to provide high frequency switching. The MOSFET and the selector switch are both controlled by a microcontroller Arduino Due.

In order to generate the output voltage with requested polarity, the position of the switch is selected on demand. In order to improve the response time and reduce the passive component size, this converter is required to operate at a fixed switching frequency. The carrier frequency is set to 8 kHz for both positive and negative output voltages. This frequency was experimentally validated to be able to maximize the power conversion and voltage amplitudes. As the frequency is set to a fixed value, duty cycle becomes the only control command to influence the converters performance.

Since the converter can perform voltage change in both polarities, a negative sign is required in front of the duty cycle while presenting the duty cycle for the situation that the converter is operating for generating the negative voltage. When the selector is set to $D_{1}$, the forward-direction-diode is connected in the circuit. The current pass through the diode D1 and conduct forward direction to the load. In this case, the duty cycle is positive. With the main switch $Q$ and diode $D_{1}$ turn ON and OFF alternatively, a positive voltage will be generated at the load.

For generating negative voltage, a similar process is required where the main switch is switching at 8 kHz and the selector switch is set to diode $D_{2}$, a negative (sign) duty cycle is utilized to control the conversion. By turning the main switch $Q$ and diode $D_{2}$ ON and OFF alternatively, a negative voltage will be generated at the load.

### 2.2 Modes of Operation

The proposed converter has two operation modes: positive mode and negative mode. The state space averaging technique is applied here to analyze the behavior of the converter in each mode. By using this technique, the state space representation of each mode of operation is obtained and the overall system governing equations are
presented as an averaged system over a cycle. Since the converter can operate in both positive and negative modes, the analysis for these modes will be provided separately.

## A. Positive Voltage Mode

While in positive mode, the converter is operated as shown in Figure 2.2 and 2.3. The selector switch change to position $D_{1}$ and connect the forward-direction-diode $D_{1}$ into the circuit which allow the forward-direction current to generate positive voltage at the load. In this situation, the main switch $Q$ and $D_{1}$ are synchronized. While the main switch $Q$ is ON , inductor $L_{1}$ draw energy directly from the source and causes a linear increase of current to charge the inductor. Inductor $L_{2}$ draws energy from capacitor $C_{1}$. The charged output capacitor $C_{2}$ discharges through the inductor $L_{2}$ and provides the load current. While $Q$ is OFF, capacitor $C_{1}$ is charged by the source, and sum of the current that go through $L_{1}$ and $L_{2}$ form the load current and generate positive voltage at load.

## B. Negative Voltage Mode

While in negative mode, the converter is operated as shown in Figure 2.4 and 2.5. The selector switch connects diode $D_{2}$ into the circuit. The main switch $Q$ and $D_{2}$ are synchronized and the same procedure as in positive peak voltage is followed. Load current direction will be reversed and this will introduce a transition mode to the system operation. With the main switch $Q$ and diode $D_{2}$ turn ON and OFF alternatively, this mode continuously operates and generates negative voltage at load. Operations are presented as follow:


Fig. 2.2. Positive mode I, Q and D1 are synchronized, Q: OFF, D2: ON.


Fig. 2.3. Positive mode II, $Q$ and $D_{1}$ are synchronized, $Q: \mathrm{ON}, D_{1}$ : OFF.


Fig. 2.4. Negative mode I, $Q$ and $D_{1}$ are synchronized, $Q:$ Off, $D_{2}$ : ON.


Fig. 2.5. Negative mode II, $Q$ and $D_{1}$ are synchronized, $Q$ : ON, $D_{2}$ : OFF.

The status of the voltage and current of components in the converter are also shown in figure 3A and 3B separately for different polarities.


Fig. 2.6. Voltages and currents of the components in the converter under the positive mode


Fig. 2.7. Voltages and currents of the components in the converter under the positive mode

### 2.3 Sizing

As one of the most critical process in the procedure of designing a converter, sizing the inductors and capacitors in the converter gives a reference of the size range that can guarantee the converter is able to operate normally. Appropriately sizing the components in the converter can reduce the voltage and current ripples, increase the efficiency of the power transformation, and ensure that the system is operating safely. Since the new designed DC-DC converter has the ability to operate in both positive mode and negative mode, therefore, the sizing procedure is doing separately in each mode in order to evaluate the size comprehensively.

The proposed DC-DC converter is designed to generate a DC voltage output with the range equals to $0-170 \mathrm{~V}$ with virtually infinite voltage level by using a 30 V DC source. The maximum input current is 20A. Assume the efficiency of the converter is $90 \%$, the maximum output current can be calculated and equals 3.2 A . A MOSFET is utilized in this converter performing as the switching device. The MOSFET is switching at 8.3 kHz . The sizing will be analyzed separately in two parts for different polarities, and in each part, the size of six components, including duty cycle, inductor, MOSFET, diode, capacitor $C_{1}$, and output capacitor $C_{2}$, will be analyzed and showed.

## A. Positive Mode

## 1. Duty Cycle

While the diode is conducting in the forward direction, the converter is working in the position mode. The converter work as a normal SEPIC converter in this mode and generate positive output voltage on the load. Assume that the converter is operating in an ideal situation, the relationship between the input and output voltage can be expressed by the duty cycle of the main switch, $D$, as follow:

$$
\begin{equation*}
\frac{V_{o}+V_{F W D}}{V_{g}}=\frac{D}{1-D}=\frac{I_{g}}{I_{o}} \tag{1}
\end{equation*}
$$

$V_{F W D}$ denotes the forward voltage drop of the diode $D_{1}$. Since the converter is assumed to be ideal, the efficiency of the power transmission is assumed to be $100 \%$. The power generates at the load is equal to the power drain from the source. Therefore, the input and output current can also expressed by the duty cycle $D$. Through using this formula, the equation can be rewritten as follow in order to calculate the duty cycle $D$ for corresponding output voltage:

$$
\begin{equation*}
D=\frac{V_{o}+V_{F W D}}{V_{g}+V_{o}+V_{F W D}}=\frac{170+4.4}{30+170+4.4}=85.3 \% \tag{2}
\end{equation*}
$$

By solving the equation above, the value of $D$ for generating a 170 V output voltage can be calculated as $85.3 \%$.

## 2. Inductor

To start designing a PWM switching regulator, one of the very first step is to make decision of how much ripple current is allowed for the inductor. The allowed ripple current is denoted as $I_{L}$. If the inductor ripple current is too large, the EMI is increased, on the other hand, if $I_{L}$ is too small, it will cause unstable of the PWM operation. The best way to size the inductor ripple current $I_{L}$ is to follow the rule of thumb and make it $20 \%$ to $40 \%$ of the input current. So that, the inductor ripple current can be calculated as follow:

$$
\begin{equation*}
\Delta I_{L}=\frac{30 \% \times I_{g}}{\eta}=30 \% \times \frac{18.43}{90 \%}=6.14 \mathrm{~A} \tag{3}
\end{equation*}
$$

Where $\eta$ represents the estimated worst-case efficiency. $\eta$ was estimated at the minimum of the input voltage which was fixed at 30 V and maximum of the output current which could be obtain through using Eqn. (4). Since the converter was assumed operating with $90 \%$ efficiency, $10 \%$ of power was lost in the transfer process, thus the maximum output power was equal to $90 \%$ of the maximum of the input power, which was 540 W .

The input current was calculated as 18.43 A , which was less than the maximum input current, so it was within the range for input current. Thus the input current $I_{g}$ is equal to 18.43 A .

$$
\begin{equation*}
I_{g}=\frac{D}{1-D} I_{o}=\frac{0.853}{1-0.853}=\frac{540}{170}=18.43 \mathrm{~A} \tag{4}
\end{equation*}
$$

The inductor $L_{1}$ is drawing energy from the source when the main switch $Q$ is turned on, and meanwhile inductor $L_{2}$ is charged by the capacitor $C_{1}$. Both of the inductors are charging in this mode. However, if the switch $Q$ is turned off, both of the inductors $L_{1}$ and $L_{2}$ release energy to the load. The equation below represents the size of the inductors $L_{1}$ and $L_{2}$, which are generated from the continuous current analysis of the inductors. The worst case is considered for both inductor in order to obtain the equations. Design the converter using the inductors in the range of these sizes guarantees the continuous conduction.

$$
\begin{equation*}
L_{1}=L_{2} \geq \frac{D V_{g}}{2 \Delta I_{L} f_{s w}}=\frac{0.853 \times 30}{2 \times 6.14 \times 8300}=251.07 \mu H \tag{5}
\end{equation*}
$$

The peak current for the inductors can be defined as showed in the following:

$$
\begin{gather*}
I_{L 1_{\text {Peak }}}=\frac{I_{g}}{\eta} \times\left(1+\frac{30 \%}{2}\right)=\frac{18.43}{90 \%} \times 1.15=23.55 \mathrm{~A}  \tag{6}\\
I_{L 2_{\text {Peak }}}=I_{o}+\frac{\Delta I_{L}}{2}=\frac{540}{170}+\frac{6.14}{2}=6.25 \mathrm{~A} \tag{7}
\end{gather*}
$$

## 3. MOSFET

As the main switch of the converter, the MOSFET $Q$ need to be carefully sized in order to make sure that the selected MOSFET has the ability to bear the peak voltage and allow the peak current to flow without breaking down. At the same time, a well selected MOSFET could also minimize the power-dissipation losses. On the other hand, the current rating or the current limit of the MOSFET is an important factor in determine the maximum output current of the SEPIC converter.

According to Section 2.2 Modes of Operation, the maximum voltage across the MOSFET is the sum of input and output voltage $V_{g}+V_{o}$. And as for the current rating of the MOSFET, the peak current rating can be expressed in equation 8 as showed below:

$$
\begin{gather*}
I_{Q_{\text {Peak }}}=I_{L 1_{\text {Peak }}}+I_{L 2_{\text {Peak }}}=I_{o}+\frac{I_{g}}{\eta}+I_{L}  \tag{8}\\
I_{Q_{\text {Peak }}}=23.55+6.25=3.18+20.48+6.14=29.8 \mathrm{~A} \tag{9}
\end{gather*}
$$

Besides the peak current rating of the MOSFET, the RMS current that would flow through the MOSFET is another consideration in sizing, the RMS current is given in equation (10):

$$
\begin{align*}
& I_{Q_{R M S}}=I_{o} \sqrt{\frac{\left(V_{g}+V_{o}+V_{F W D}\right) \times\left(V_{O}+V_{F W D}\right)}{V_{g}^{2}}} \\
& =3.18 \times \sqrt{\frac{(30+170+4.4) \times(30+4.4)}{30^{2}}}=19.99 \mathrm{~A} \tag{10}
\end{align*}
$$

## 4. Diode

The two critical considerations while sizing for the output diode are the peak current and reverse voltage. When consider the converter in the positive mode, the peak current that the diode should have ability to handle is the same as the peak current for the other active component MOSFET $Q$.

$$
\begin{equation*}
I_{D_{1 \text { Peak }}}=I_{Q_{\text {Peak }}}=29.8 \mathrm{~A} \tag{11}
\end{equation*}
$$

As for the other factor used for sizing a diode in a SEPIC converter, the reverse voltage of the diode $D_{1}$ that is able to withstand is supposed to be greater than the maximum voltage of the MOSFET $Q, V_{Q_{\text {Peak }}}$. As the Figure 2.6 showed in the section 2.2 , the maximum of $V_{Q_{\text {Peak }}}$ can be calculated as the sum of the source voltage, output voltage, and forward diode voltage, hence the reverse voltage of $D_{1}$ should be size as:

$$
\begin{equation*}
V_{R D_{1}} \geq V_{Q_{P e a k}}=V_{g}+V_{o}+V_{F W D}=30+170+4.4=204.4 V \tag{12}
\end{equation*}
$$

Since the diode has the same average current as the output load, the power dissipated on the diode can be calculated as:

$$
\begin{equation*}
P_{D_{1}}=V_{F W D} \times I_{o}=4.4 \times \frac{540}{170}=13.98 \mathrm{~W} \tag{13}
\end{equation*}
$$

## 5. Capacitor $C_{1}$

Since the ripple of the voltage across the capacitor $C_{1}$ could be calculated as:

$$
\begin{equation*}
\Delta V_{C_{1}}=\frac{I_{o} D}{C_{1} f_{s w}} \tag{14}
\end{equation*}
$$

The size of the capacitance can be expressed as following:

$$
\begin{equation*}
C_{1} \geq \frac{I_{o} D}{\Delta V_{C_{1}} f_{s w}} \tag{15}
\end{equation*}
$$

The voltage ripple of the capacitor $C_{1}$ is the only variable in this equation, so that the capacitance will be sized according to the need for the ripple value. While considering building the prototype, oil-filled capacitors were considered to be used as the capacitors in the converter, thus the value selection for the ripple were basically depends on the voltage rating of the oil-filled capacitors. Mostly, the voltage rating of the capacitors are between 370 V and 440 V . Therefore, to make sure the capacitor selection is working for the items that satisfied both of the voltage ratings, the voltage ripple is set to 370 V in the calculation.

$$
\begin{equation*}
C_{1} \geq \frac{\frac{540}{170} \times 85.3 \%}{370 \times 8300}=0.88 \mu F \tag{16}
\end{equation*}
$$

## 6. Output Capacitor $C_{2}$

While the MOSFET is switched ON, the inductor $L_{2}$ is charging, and the load current is totally provided by the output capacitor $C_{2}$. In this reason, the output capacitor need to reach a balance between the capacitance and the ESR, which means the capacitance of the selected capacitor has to be large enough to provide to load current in the ON time, but at the same time, it should not generate too much ESR. Figure 2.8 shows how the output voltage ripple is controlled by the ESR, ESL, and the bulk capacitor. The ripple has been broke down in two parts, ESR and capacitance itself, to show how the ripple is form and related to the output current. The RMS


Fig. 2.8. Voltage ripple of output capacitor $C_{2}$ in positive mode
current rating for the output capacitor $C_{2}$ can be computed using the formula showed in equation (17):

$$
\begin{equation*}
I_{C_{o u t}}=I_{o} \sqrt{\frac{D}{1-D}} \tag{17}
\end{equation*}
$$

By considering the ripple voltage is form by half of the ESR and half of the ripple caused by the capacitance itself, the ripple should be less than the sum of these two values like what is showed in equation (20).

$$
\begin{gather*}
V_{R i p_{E S C}}=\frac{\Delta V_{R i p}}{2\left(I_{L 1_{\text {Peak }}}+I_{L 2_{\text {Peak }}}\right)}  \tag{18}\\
C_{2} \geq \frac{2 I_{o} D}{\Delta V_{R i p} f_{s w}}  \tag{19}\\
\Delta V_{R i p} \leq \frac{I_{o} D}{C_{2} f_{s w}}+\left(I_{L 1_{\text {Peak }}}+I_{L 2_{\text {Peak }}}\right) V_{R i p_{E S C}} \tag{20}
\end{gather*}
$$

By modifying the equation 20, the output capacitor can be sized by the following equation:

$$
\begin{equation*}
C_{2} \geq \frac{I_{o} \times D}{\left(\Delta V_{R i p}-\left(I_{L 1_{\text {Peak }}}+I_{L 2_{\text {Peak }}}\right) \times V_{R i p_{E S C}}\right) \times f_{s w}}=1.48 \mu F \tag{21}
\end{equation*}
$$

Same as the isolate capacitor, the ripple voltage is chosen between 370 V and 440 V . In order to fit both of the voltage rating, 370 V is used as the ripple voltage to ensure the size of the output capacitor is correct. And, as the result for the output capacitor sizing, the capacitor need to be larger than $1.48 \mu F$ to guarantee the converter is working.

## B. Negative Mode

## 1. Duty Cycle

Since the duty cycle for the negative cycle is denoted as negative numbers, according to the analysis and calculation that has been done in section 3.2, the duty cycle for the negative half can be computed as:

$$
\begin{equation*}
D_{n e g}=\frac{V_{o}+V_{F W D N}}{V_{g}-V_{o}-V_{F W D N}}=\frac{-170-4.4}{30+170+4.4}=-85.3 \% \tag{22}
\end{equation*}
$$

## 2. Inductor

Since the working status of the inductor $L_{1}$ and $L_{2}$ are different between operating in positive and negative mode, the size of the inductors need to be sized by using
a new method. By observing the operation mode of the inductors showed in figure 3B, the inductor $L_{2}$ is operated in a different way than in the positive mode, which means $L_{2}$ is not able to be sized along with inductor $L_{1}$ anymore. They need to be sized separately.

After the polarity of the output is changed, the current status of the inductor $L_{1}$ remains the same. The current of $L_{1}$ decreased almost $2 I_{g}$ in $(1-D) T_{s}$ second. The relationship is showed as below:

$$
\begin{equation*}
2 I_{g}=\frac{V_{o} \times(1-D) T_{s}}{L_{1}}=\frac{V_{g} \times D}{L_{1} \times f_{s w}} \tag{23}
\end{equation*}
$$

So that the boundary of the size for inductor $L_{1}$ can be calculated by:

$$
\begin{equation*}
L_{1} \geq \frac{V_{g} \times D}{2 I_{g} \times f_{s w}}=\frac{30 \times 85.3 \%}{2 \times 18.43 \times 8300}=83.64 \mu H \tag{24}
\end{equation*}
$$

As for the inductor $L_{2}$, the current status is changed after the polarity is changed. Different than the current of inductor $L_{1}$, the current reduces $I_{o}+I_{g}$ in $(1-D) T_{s}$ second. This change can be expressed as equation (24):

$$
\begin{equation*}
I_{g}+I_{O}=\frac{V_{o} \times(1-D) T_{s}}{L_{2}}=\frac{V_{o} \times(1-D)}{L_{2} \times f_{s w}} \tag{25}
\end{equation*}
$$

So that the boundary of the size for inductor $L 2$ can be calculated by:

$$
\begin{equation*}
L_{2} \geq \frac{V_{o} \times(1-D)}{\left(I_{g}+I_{o}\right) \times f_{s w}}=\frac{170 \times(1-85.3 \%)}{18.43+\frac{540}{170} \times 8300}=139.33 \mu \mathrm{H} \tag{26}
\end{equation*}
$$

Combining the size for both positive mode and negative mode, both the inductor $L_{1}$ and $L_{2}$ should be greater than $251.07 \mu H$. The peak current for the inductors can be defined as showed in the following:

$$
\begin{gather*}
I_{L 1_{\text {Peak }}}=\frac{I_{g}}{\eta} \times\left(1+\frac{30 \%}{2}\right)=\frac{18.43}{90 \%} \times 1.15=23.55 \mathrm{~A}  \tag{27}\\
I_{L 2_{\text {Peak }}}=I_{o}+I_{g}=\frac{540}{170}+18.43=21.61 \mathrm{~A} \tag{28}
\end{gather*}
$$

## 3. MOSFET

Since the peak current for the inductor $L_{2}$ is changed, the peak current for the MOSFET will change also as showed below:

$$
\begin{equation*}
I_{Q_{\text {Peak }}}=I_{L 1_{\text {Peak }}}+I_{L 2_{\text {Peak }}}=23.55+21.61=45.16 \mathrm{~A} \tag{29}
\end{equation*}
$$

## 4. Diode

The peak current for the reverse direction diode should equal to the peak current for the inductor $L_{2}$.

$$
\begin{equation*}
I_{D_{2 \text { Peak }}}=I_{L_{2 \text { Peak }}}=21.61 \mathrm{~A} \tag{30}
\end{equation*}
$$

As for the reverse voltage of the diode $D_{2}$, the diode $D_{2}$ should be able to withstand the voltage greater than the sum of output voltage and forward voltage of the diode:

$$
\begin{equation*}
V_{R D_{1}} \geq-\left(V_{o}+V_{F W D N}\right)=-(-170-4.4)=174.4 V \tag{31}
\end{equation*}
$$

And the power dissipated on the diode can be calculated as:

$$
\begin{equation*}
P_{D_{2}}=V_{F W D N} \times I_{o}=-4.4 \times-\frac{540}{170}=13.98 W \tag{32}
\end{equation*}
$$

## 5. Capacitor $C_{1}$

Since the operation for the isolate capacitor $C_{1}$ does not make any difference after the output polarity is changed, the size process on $C_{1}$ remain the same as positive mode.

## 6. Output Capacitor $C_{2}$



Fig. 2.9. Voltage ripple of output capacitor $C_{2}$ in negative mode

Figure 2.9 demonstrate the difference of the voltage ripple of the output capacitor $C_{2}$ in the negative mode. By still considering the ripple voltage is form by half of the ESR and half of the ripple caused by the capacitance itself, the ripple of the voltage can be modified and rewritten as showed in equation 20.

$$
\begin{gather*}
V_{R i p_{E S C}}=\frac{\Delta V_{R i p}}{2\left(I_{L 2_{\text {Peak }}}-I_{L 1_{\text {Peak }}}\right)}  \tag{33}\\
C_{2} \geq \frac{2 I_{o} D}{\Delta V_{R i p} f_{s w}}  \tag{34}\\
\Delta V_{R i p} \leq \frac{I_{o} D}{C_{2} f_{s w}}+\left(I_{L 2_{\text {Peak }}}-I_{L 1_{\text {Peak }}}\right) V_{R i p_{E S C}} \tag{35}
\end{gather*}
$$

So that, the output capacitor can be sized by the following equation:

$$
\begin{equation*}
C_{2} \geq \frac{I_{o} \times D}{\left(\Delta V_{R i p}-\left(I_{L 2_{P e a k}}-I_{L 1_{\text {Peak }}}\right) \times V_{R i p_{E S C}}\right) \times f_{s w}}=0.92 \mu \mathrm{~F} \tag{36}
\end{equation*}
$$

### 2.4 Simulink Model



Fig. 2.10. Simulink model of the new DC-DC converter in positive mode by using Simpowersystem tool box in Matlab

Since the new SEPIC based DC-DC converter is a brand new topology, in order to discover the performance and capability of the new design, a Simulation model is needed to provide necessary information for the new design. The Simulink model of the new SEPIC based DC-DC converter is shown in Figure 2.10. This model is built in Matlab by using Simpowersystem tool box. Simpowersystem tool box provides components and tools for modeling and simulating electrical power system.

In this Simulink model, a DC voltage source is applied as source. The circuit is built according to the schematic of a classical SEPIC converter. Each inductor and capacitor is connected to the circuit with a resistor connected in series. These resistors are playing the role of the parasitic resistors of those components. The status of each components are closely monitored by a voltage measurement block and a current measurement block. For each measurement block, two scopes are connected to present a comprehensive view of how each component is operating. The other scope is connected to the measurement block after a mean value block. The data that go through the mean value block will be averaged. The output and input power are calculated by multiply voltage with current. The power conversion efficiency is also measured real time when the operating conditions change.

Although Figure 2.10 only displays the Simulink model for positive mode, the model for negative mode can be easy formed by conducting the diode in the circuit with a reverse direction.

### 2.5 Simulation Result

Simulations of the converter operation have been done through running the simulation models in Simulink. The simulations simulated the operation of the converter under different condition in both positive and negative modes and tried to generate different voltage on the output load. The result of the simulation will be presented after average to give a mean value for all the readings. By doing this way, the parameters can be easily estimated and the relation between parameters can be clearly observed. An analysis for the result will be given after each graph, and a conclusion will be given in the end of each section.

## A. Average Simulation Results of Positive Output Voltage

In this part, three samples of the average simulation result is presented to display the performance of the proposed converter under different operation modes including boost and buck modes. Each graph in this part is form by eight sub-graphs, which represent eight critical parameters that are able to comprehensively demonstrate the performance of the converter. The eight parameters involves output voltage, output current, inductors current (current that go through inductor $L_{1}$ and $L_{2}$ separately), diode current, transistor current, voltage of capacitor $C_{1}$, and voltage across the diode.

All the results showed in this part are obtained after averaging, which means the results will only provide a reading of a consistent mean value of each parameter while the converter is working in a stable condition, and no detail of the waveform for the outputs of the eight parameters will be given.

Figure 2.11 presents the performance of the converter while duty cycle is set to $79.5 \%$. In this situation, the converter operates at boost mode and generates the peak positive output voltage, which is equal to 170 V . Since the input current is also the current that flows through inductor $L_{1}$, the power transmission efficiency can be calculated as $\frac{V_{o} I_{o}}{V_{i n} I_{L 1}}=\frac{170 V \times 1.133 \mathrm{~A}}{30 \mathrm{~V} \times 11.4 \mathrm{~A}}=\frac{192.61 \mathrm{~W}}{342 \mathrm{~W}}=56.3 \%$. The steady state output current, diode current, and inductor $L_{2}$ current can be observed to be basically the same, and the inductor $L_{1}$ current is also very close to transistor current. While observing for the voltage across capacitor $C_{1}$ and Diode, it can be noticed that the mean value of $V_{C_{1}}$ is close to the voltage of input source and the mean value of $V_{D}$ equals to the output voltage. These observations can convincingly prove the analysis for the current introduced in section 2.3 modes of operation and section 2.4 sizing is correct.

Comparing the current for first stage with the second stage, it can be easily noticed that the input current is very large, which is 11.4 A . Inductor $L_{1}$ draws large energy from the source. In this reason, lots of energy will spend on the parasitic resistors and cause energy loss. This can explain the reason why the voltage across capacitor $C_{1}, V_{C_{1}}$ is a little less than the input voltage $V_{g}$. On the other hand, the components, such as inductor $L_{1}$ and transistor $Q$, will suffer with large current and generate lots of heats. Therefore, to deal with the situation like this, the items selected for the inductor $L_{1}$ and transistor must have ability to allow large current to go through. Meanwhile, heat sinks and some other heat reduction methods are also employed on these items in order to avoid overheat and make sure the converter is working safely. The details of how these heats reduction methods are applied will be specifically introduced in the chapter 4.3. At the same time, the current flow through the output cycle is pretty small comparing with the input current, and the average value for the output current is only 1.133 A .


Fig. 2.11. Output Voltage $V_{o}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive boost mode. (Duty cycle $=79.5 \%, V_{o}=170 \mathrm{~V}, I_{o}=1.133 \mathrm{~A}, I_{L_{1}}=11.4 \mathrm{~A}, I_{L_{2}}=-1.141 \mathrm{~A}$, $\left.I_{q}=11.42 \mathrm{~A}, I_{d}=1.131 \mathrm{~A}, V_{C_{1}}=28.03 \mathrm{~V}, V_{D}=170\right)$

The second example of the eight critical parameters showed below demonstrate the converter behavior while the converter is operating to only boost the load voltage to 60 V , which is equal to two times of the input. Figure 2.12 presents the performance


Fig. 2.12. Output Voltage $V_{o}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive boost mode. (Duty cycle $=28.7 \%, V_{o}=60.07 \mathrm{~V}, I_{o}=0.4 \mathrm{~A}, I_{L_{1}}=1.06 \mathrm{~A}, I_{L_{2}}=-0.4042 \mathrm{~A}$, $\left.I_{q}=1.064 \mathrm{~A}, I_{d}=0.403 \mathrm{~A}, V_{C_{1}}=29.96 \mathrm{~V}, V_{D}=60.08 \mathrm{~V}\right)$
of the converter while duty cycle is set to $28.7 \%$. In this situation, the converter still operates at a boost mode, however, only boost the voltage to 60 V . Since the input current is also the current that flows through inductor $L_{1}$, the power efficiency can be calculated as $\frac{V_{o} I_{o}}{V_{i n} I_{L 1}}=\frac{60.07 V \times 0.4004 A}{30 V \times 1.061 A}=\frac{24.05 W}{31.83 W}=75.56 \%$. Compare this results with the one from last example which is also operating in a boost mode, currents are much smaller. Input current changes from 13A to 0.1926 A , and output current changes from 1.189 A to 0.2388 A . These changes reduce the power spend on the parasitic resistors and lead to a dramatic increase in power conversion efficiency, which changes from $56.3 \%$ to $75.56 \%$. This change can also be observed from the change of the voltage across the capacitor $C_{1}$. The capacitor voltage increased from 28.03 V to 29.96 V . It is much closer to the input voltage 30 V as it supposed to be and less voltage was spent on the parasitic resistors and cause power loss.

Besides, the waveform between current of inductor $L_{2}$ and diode $D_{1}$, Current of inductor $L_{1}$ and Transistor $Q$, and Voltage across diode $D_{1}$ and Load Voltage are very similar and they also share the same value just like the previous example. These observation demonstrate and validate the circuit behavior of the converter in boost mode.

The third example of the positive mode demonstrate how the converter operating in a buck mode. Same as the previous examples, graphs of the eight critical parameters will be presented and the average value will be given. Figure 2.13 presents


Fig. 2.13. Output Voltage $V_{o}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive boost mode. (Duty cycle $=10.3 \%, \quad V_{o}=20.05 \mathrm{~V}, \quad I_{o}=0.1337 \mathrm{~A}, \quad I_{L_{1}}=0.124 \mathrm{~A}, \quad I_{L_{2}}=-0.134 \mathrm{~A}$, $\left.I_{q}=0.123 \mathrm{~A}, I_{d}=0.1336 \mathrm{~A}, V_{C_{1}}=30 \mathrm{~V}, V_{D}=20.06 \mathrm{~V}\right)$
the performance of the converter while duty cycle is set to $10.3 \%$. In this situation, the converter operates at the buck mode. The power transmission efficiency equal to $\frac{V_{o} I_{o}}{V_{i n} I_{L 1}}=\frac{20.05 V \times 0.1337 \mathrm{~A}}{30 V \times 0.1239 \mathrm{~A}}=\frac{2.68 \mathrm{~W}}{3.717 \mathrm{~W}}=72.12 \%$ Three figures in this part have completely showed the wide range output of the proposed DC-DC converter and its capability of operating in both boost mode and buck mode for positive peak. The output range is covered from 0 V to 170 V continuously, and basically every voltage levels in this range is reachable if the PWM switch allows the duty cycle to reach every percentage from 0.01 to 1 . On the other hand, these figures also exhibits the feature that the proposed converter generates stable outputs. As it can be observed in the figures, the output voltage and currents flowing through each important components are able to reach a stable state after a very short period and generate a constant output voltage on the load. The power transmission efficiency of the converter is between $54 \%$ to $80 \%$. The power transmission efficiency for high output voltage is low is due to the high input current and current ripples. Much energy is consumed by the parasitic resistors of the components such as inductors, capacitors, and transistor. Since the source is a constant DC source, the input current will decreased as the output voltage is getting smaller. Therefore, the power transmission rate exhibits a decreasing trend with duty cycle increased.

Three figure of results in both boost and buck mode are presented here in order to demonstrate and briefly expound the abilities of the proposed converter. More results in both boost and buck modes are also provided in Appendix to give a more comprehensive view of the ability of the converter.

## B. Average Simulation Results of Negative Output Voltage

As the critical innovation of the topology, how is the converter performing while reversed the direction of the diode in classic SEPIC converter will be focused. The following graphs are the simulation results generated by the converter while it is operating in negative mode. Similar to what has been done for the positive mode,
measurements of eight critical parameters including output voltage, output current, inductors current (current that go through inductor $L_{1}$ and $L_{2}$ separatly), diode current, transistor current, voltage of capacitor $C_{1}$, and voltage across the diode have been done and presented in this part as the result of the simulation for the negative peak in order to prove whether the converter is able to generate negative voltage by changing the direction of the diode and operated as introduced in the previous chapter. The peak output voltage for negative mode can also be obtained by setting the duty cycle to $-83.3 \%$. The converter is operating in boost mode in this situation and the output voltage is boosted to -169.5 V from 30 V . As it can be observed, by conducting the diode into the circuit in reversed direction, the polarity of the output voltage can actually be reversed and become negative while the source remain using a constant DC power supply which providing positive 30 V input voltage constantly.

By comparing the results for positive and negative 170 V , many similar characteristics can be observed, such as large input current, and small output current. The input current is equal to 10.81 A . It is slightly smaller than 11.4 A for the positive peak, however, they are still pretty close. Same as the input current, 1.13 A is also close to 1.141 A . The current situations for the input side for both positive mode and negative mode could be proved to be following the same pattern since nothing was changed in this half. As for the output side, the diode was conducting into the circuit in a reversed direction, hence the direction of output current and inductor $L_{2}$ were changed along with it. However, the waveform of the current keeps the same shape as the positive mode, which means the modification of the direction for the diode did not change the mean value of the current flowing through the inductor $L_{2}$, but just the direction. By using the data recorded in this result, the power transmission efficiency can be obtained by using the formula $\frac{V_{o} I_{o}}{V_{\text {in }} I_{L 1}}=\frac{-169.5 \mathrm{~V} \times-1.13 \mathrm{~A}}{30 \mathrm{~V} \times 10.81 \mathrm{~A}}=\frac{191.54 \mathrm{~W}}{324.3 \mathrm{~W}}=59.05 \%$.


Fig. 2.14. Output Voltage $V_{o}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive boost mode. (Duty cycle=$83.3 \%, V_{o}=-169.5 \mathrm{~V}, I_{o}=-1.13 \mathrm{~A}, I_{L_{1}}=10.81 \mathrm{~A}, I_{L_{2}}=1.134 \mathrm{~A}, I_{q}=10.79 \mathrm{~A}$, $\left.I_{d}=1.136 \mathrm{~A}, V_{C_{1}}=27.59 \mathrm{~V}, V_{D}=-170 \mathrm{~V}\right)$

In order to make a best comparison for the converter between positive mode and negative mode, the condition for the -60 V was chosen using as the second example of the negative mode. Comparing the result with 60 V for the positive mode, they


Fig. 2.15. Output Voltage $V_{o}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive boost mode. (Duty cycle=$45.3 \%, V_{o}=-59.9 \mathrm{~V}, I_{o}=-0.399 \mathrm{~A}, I_{L_{1}}=1.75 \mathrm{~A}, I_{L_{2}}=0.4002 \mathrm{~A}, I_{q}=1.75 \mathrm{~A}$, $\left.I_{d}=0.4017 \mathrm{~A}, V_{C_{1}}=29.53 \mathrm{~V}, V_{D}=-60 \mathrm{~V}\right)$
both have a similar mean value for output current, which is around 0.4 A but with different polarity. Meanwhile, while comparing the input current, the mean value for the input current can be observed to be much larger than the one in positive mode. From 1.061A to 1.75 A , the input current increased by 0.689 A after changing the diode direction. So, the input current could observed to be affected by the modification of the diode direction. More power was draw from the source but only deliver the same amount of power at the output lead to a low efficiency of the power transmission. The power transmission rate for this mode is $\frac{V_{o} I_{o}}{V_{i n} I_{L 1}}=\frac{-59.9 \mathrm{~V} \times-0.399 \mathrm{~A}}{30 \mathrm{~V} \times 1.75 \mathrm{~A}}=\frac{23.9 \mathrm{~W}}{52.5 \mathrm{~W}}=45.52 \%$.

The third example gives the result for the situation which the output voltage equals -20 V . The converter operates in buck mode in this situation and presents its performance for performing step down voltage. The power transmission efficiency is


Fig. 2.16. Output Voltage $V_{o}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive boost mode. (Duty cycle $=-23.3 \%, V_{o}=-20.06 \mathrm{~V}, I_{o}=-0.134 \mathrm{~A}, I_{L_{1}}=0.212 \mathrm{~A}, I_{L_{2}}=0.1334 \mathrm{~A}$, $\left.I_{q}=0.2115 \mathrm{~A}, I_{d}=0.134 \mathrm{~A}, V_{C_{1}}=29.98 \mathrm{~V}, V_{D}=-20.06 \mathrm{~V}\right)$
equal to $\frac{V_{o} I_{o}}{V_{i n} I_{L 1}}=\frac{-20.06 V \times-0.1337 A}{30 V \times 0.2122 A}=\frac{2.68 W}{6.37 W}=42.13 \%$. Comparing the reading with the one for positive peak, the main difference is still existing in input current. The input current is equal to 0.2122 A , it is larger than 0.1239 A . On the other hand, the waveform presented having a different shape as the 20 V situation. These differences indicate that while conducting the diode in a reverse direction and change the operation mode of the converter to negative mode, not only the current direction of the output side is changed, but also the current in the input side will perform a big change which is totally different than the original mode. This change will cause the inductor $L_{1}$ to draw more energy from the source to generate the same level of output voltage at the load, which cause large power loss and lower the efficiency.

In this section, the average simulation results for both positive and negative peaks are showed separately in boost mode, buck mode, and the mode when output voltage is equal to input. These results demonstrate the capability of the proposed converter that it is able of generating wide range of outputs in both polarities with virtually infinite voltage levels. The new-designed DC-DC converter is possible to generate any voltage between -170 V to 170 V , and the output voltage is only controlled by changing duty cycle of the transistor. The current for each element in the circuit is reasonable and possible to achieve in practical experiment.

## 3. MATHEMATICAL ANALYSIS

### 3.1 State-space Averaging model

The input and output voltages of the converter in both Continuous Conduction Mode (CCM) and Discontinuous Conduction Mode (DCM) can be obtain as follows:

$$
\begin{align*}
\frac{V_{\text {out }}(C C M)}{V_{\text {in }}} & =\frac{D}{1-D} \text { or } \frac{D}{1+D}  \tag{37}\\
\frac{V_{\text {out }}(D C M)}{V_{\text {in }}} & = \pm D \cdot \sqrt{\frac{R \cdot T_{s}}{2 \cdot L_{e q}}}  \tag{38}\\
\frac{1}{L_{e q}} & =\frac{1}{L_{1}}+\frac{1}{L_{2}} \tag{39}
\end{align*}
$$

Duty cycle is the ratio of the conducting time to the whole switching period Ts and is represented by $D$. The ideal duty cycle for the switching should be between 0 to $100 \%(0 ; D ; 1)$. In each half cycle, the converter ideally operate in buck mode if the value of $D$ is less than $50 \%$, and operate in boost mode if $D$ is larger than $50 \%$.

## A. Positive Peak Voltage Generation

When the converter is operating in the mode as shown in Figure 2.2, the switch $Q$ is off and $D_{1}$ is on for duty cycle $1-D$. In opposite, when the converter operates in the situation as shown in Figure 2.3, the switch is on and $D_{1}$ is off for period of $D$. To model the system, five equations is considered in each set of the state space system. Four of the five equations represent the four state variable dynamics: $i_{L_{1}}, i_{L_{2}}$, $v_{C_{1}}, v_{C_{2}}$ and one equation represents the output voltage of the circuit $V_{o}$. Equations representing mode I (Figure. 2.2) and mode II (Figure. 2.3) are as follows:

Mode I: When $Q$ is off and $D_{1}$ is on:

$$
\begin{aligned}
& \left(\frac{d i_{L_{1}}}{d t}=-\frac{\left(r_{L}+r C_{1}+\frac{R r_{C_{1}}}{R+C_{C_{2}}}\right)}{L_{1}} i_{L 1}-\frac{\frac{R r C_{1}}{R+C_{1}}}{L_{1}} i_{L 2}-\frac{1}{L_{1}} v_{C_{1}}+\frac{\frac{R}{R+r_{C 2}}}{L_{1}} v_{C 2}+\frac{v_{1}}{L_{2}}\right.
\end{aligned}
$$

Mode II: When $Q$ is on and $D_{1}$ is off:

$$
\left\{\begin{array}{l}
\frac{d i_{L_{1}}}{d t}=\frac{V_{1}}{L_{1}}-\frac{r_{L_{1}}}{L_{2}} i_{L 1}  \tag{41}\\
\frac{d i_{L_{2}}}{d t}=-\frac{\left(r_{L_{2}}+r_{C_{1}}\right)}{L_{2}} i_{L 1}+\frac{1}{L_{2}} v_{C 1} \\
\frac{d v_{C 2}}{d t}=-\frac{1}{C_{1}} i_{L 2} \\
\frac{d v_{C 1}}{d t}=-\frac{1}{C_{12}\left(R+r_{C 2}\right)} v_{c 2} \\
V_{o}=\frac{R}{R+r_{C 2}} v_{C 2}
\end{array}\right.
$$

If the state value is defined as $x=\left[i_{L_{1}}, i_{L_{2}}, v_{C_{1}}, v_{C_{2}}\right]$, the averaged state space model of positive peak voltage can be obtained as equation (48).

$$
\left\{\begin{array}{l}
\dot{x}=A_{a v g}^{+} x+B_{a v g}^{+} u  \tag{42}\\
V_{o}=C_{a v g}^{+} x
\end{array}\right.
$$

Then the averaged model parameters of the positive operation mode can be obtained as showed in equation (43) - (45).The average model presents the average situation of the operations of the converter in positive mode.

$$
\begin{align*}
& A_{a v g}^{+}= \\
& {\left[\begin{array}{cccc}
\frac{1}{L_{1}}\left(-r_{L_{1}}+(D-1)\left(r c 1+\frac{R r C_{2}}{R+r C_{2}}\right)\right. & \frac{(D-1) R r_{2}}{L_{1}\left(R+C_{2}\right)} & \frac{D-1}{L_{2}} & \frac{(D-1) R}{L_{1}\left(R+C_{2}\right)} \\
\frac{(D-1) R r C_{2}}{L_{2}\left(R+C_{2}\right)} & \frac{(D-1) R r C_{2}-\left(R+r C_{2}\right)\left(D C_{1}+r_{2}\right)}{L_{2}\left(R+r C_{2}\right)} & \frac{D}{L_{2}} & \frac{(D-1) R}{L_{2}\left(R+C_{2}\right)} \\
\frac{1-D}{C_{2}} & -\frac{D}{C_{1}} & 0 & 0 \\
\frac{(1-D) R}{C_{1}\left(R+C_{2}\right)} & \frac{(1-D) R}{C_{3}\left(R+C_{3}\right)} & 0 & -\frac{1}{C_{2}\left(R+C_{2}\right)}
\end{array}\right]}  \tag{43}\\
& B_{a v g}^{+}=\left[\begin{array}{llll}
\frac{1}{L_{2}} & 0 & 0 & 0
\end{array}\right]^{T} .  \tag{44}\\
& C_{\text {avg }}^{+}=\left[\begin{array}{llll}
\frac{(1-D) R r_{C_{2}}}{C_{3}\left(R+r_{C_{2}}\right)} & \frac{(1-D) R r_{C_{2}}}{C_{2}\left(R+C_{2}\right)} & 0 & \frac{R}{R+r_{C_{2}}}
\end{array}\right] . \tag{45}
\end{align*}
$$

## B. Negative Peak Voltage Generation

Mode III and mode IV represent the situation of the operation that were shown in Figure 2.4 and 2.5. In mode III, the switch $Q$ is off and $D_{2}$ is on for duty cycle $1-D$, and in Mode IV, the switch is on and $D_{2}$ is off for period of $T_{s}$. Same as the previous modes, each set of state space system consist of five equations, four of which represent the four state variable dynamics $i L 1, i L 2, v C 1, v C 2$ and one equation to represent the output voltage of the circuit $V_{o}$. Equations representing mode III (Figure. 2.6) and mode IV (Figure. 2.7) are as follows:

Mode III: When $Q$ is off and $D_{2}$ is on:

Mode IV: When $Q$ is on and $D_{2}$ is off:

$$
\left\{\begin{array}{l}
\frac{d i_{L_{1}}}{d t}=\frac{V_{1}}{L_{1}}-\frac{r_{L_{1}}}{L_{1}} i_{L 1}  \tag{47}\\
\frac{d i_{L_{2}}}{d t}=-\frac{\left(r_{L 2}+r_{C_{1}}\right)}{L_{2}} i_{L 2}-\frac{1}{L_{2}} v_{C 1} \\
\frac{d v C_{1}}{d t}=\frac{1}{C_{2}} i_{L 2} \\
\frac{d v_{C 2}}{d t}=-\frac{1}{C_{2}\left(R+r_{C 2}\right)} v_{C 2} \\
V_{0}=\frac{R}{R+r_{C 2}} v_{C 2}
\end{array}\right.
$$

Considering $x=\left[i_{L_{1}}, i_{L_{2}}, v_{C_{1}}, v_{C_{2}}\right]$, the averaged state space model of negative peak voltage can be obtained as:

$$
\left\{\begin{array}{l}
\dot{x}=A_{\text {avg }}^{-} x+B_{a v g}^{-} u  \tag{48}\\
V_{o}=C_{\text {avg }}^{-} x
\end{array}\right.
$$

The negative peak averaged model parameters can be obtained as:

$$
\begin{align*}
& A_{\text {avg }}^{-}= \\
& {\left[\begin{array}{cccc}
\frac{1}{L_{1}}\left(-r_{L 1}+(D-1)\left(r_{C_{1}}+\frac{R r C_{2}}{R+r_{C_{2}}}\right)\right) & \frac{(1-D) R r_{C_{2}}}{L_{1}\left(R+C_{2}\right)} & \frac{D-1}{L_{1}} & \frac{(1-D) R}{L_{1}\left(R+C_{2}\right)} \\
\frac{(1-D) R r C_{2}}{L_{2} 2\left(R+C_{C_{2}}\right)} & -\frac{\left(D r_{C_{2}}+r_{L_{2}}\right)}{L_{2}}+\frac{(D-1) R r_{2}}{L_{3}\left(R+C_{2}\right)} & -\frac{D}{L_{2}} & \frac{(D-1) R}{L_{3}\left(R+r C_{3}+19\right.} \\
\frac{1-D}{C_{1}} & \frac{D}{C_{1}} & 0 & 0 \\
\frac{(D-1) R}{C_{2}\left(R+r C_{2}\right)} & \frac{(1-D) R}{C_{1}\left(R+C_{2}\right)} & 0 & -\frac{1}{C_{2}\left(R+C_{2}\right)}
\end{array}\right]} \\
& B_{\text {avg }}^{-}=\left[\begin{array}{llll}
\frac{1}{L_{2}} & 0 & 0 & 0
\end{array}\right]^{T},  \tag{50}\\
& C_{a v g}^{-}=\left[\begin{array}{lll}
\frac{(D-1) R r c 2}{(R+r c 2)} & \frac{(1-D) R r c 2}{(R+r c z)} & 0
\end{array} \frac{R}{R+r c 2}\right] \text {. } \tag{51}
\end{align*}
$$

### 3.2 Transfer Function

In order to do the small signal analysis of the converter, Vorprians PWM switch model [8] is utilized. Figure 3.1 shows the equivalent circuit. As introduced in Vorprians model, the MOSFET and the diode in the converter were replaced by a PWM switch equivalent to a 1:D transformer, where D is the duty cycle of the control signal. After obtained the simplified circuit, with the input voltage $V_{d}$ and duty cycle


Fig. 3.1. The redrawn circuit for DC analysis by using the Vorprians PWM switch model
d set to 0 , by using the equation as follows, the small-signal control-to-output transfer function can be obtained:

$$
\begin{equation*}
\frac{V_{o}}{d}=k_{d} \frac{N_{d} s}{D_{s}} \tag{52}
\end{equation*}
$$

The converter introduced here is a well-designed forth order converter, therefore the denominator consists of two quadratic factors. Those factors have well separated resonance which are almost entirely damped by the load. The parasitic resistances of the components such as inductors and capacitors make almost no effect on those two resonant frequencies of $D(s)$ and contribute very little to the damping of the resonances while the converter is operating with normal loading conditions. Therefore, the expression of $D(s)$ can be rewritten from:

$$
\begin{align*}
D(s)=1+a_{1} s+a_{2} s+a_{2} s^{2}+a_{3} s^{3}+a_{4} s^{4} \text { to } & D(s)=\left(1+\frac{s}{\omega_{1} Q_{1}}+\frac{s^{2}}{\omega_{1}^{2}}\right)\left(1+\frac{s}{\omega_{2} Q_{2}}+\frac{s^{2}}{\omega_{2}^{2}}\right)  \tag{53}\\
a 1 & \approx \frac{1}{\omega_{1} Q_{1}},  \tag{54}\\
a 2 & \approx \frac{1}{\omega_{1}^{2}}, \tag{55}
\end{align*}
$$

$$
\begin{gather*}
a 3 \approx \frac{1}{\omega_{1} Q_{1} \omega_{2}^{2}}+\frac{1}{\omega_{2} Q_{2} \omega_{1}^{2}}  \tag{54}\\
a 4 \approx \frac{1}{\omega_{1}^{2} \omega_{2}^{2}} \tag{55}
\end{gather*}
$$

For DC analysis, the DC source is set to zero, inductors become short circuits, and capacitors become open circuits. The circuit can be redrawn as shown in Figure 3.2. After analysis the reference circuit, the coefficients of $D(s)$ can be obtained as shown


Fig. 3.2. Reference circuit indicating normal port conditions
below:

$$
\begin{gather*}
a_{1}=\frac{L_{1}}{\left(\frac{D^{\prime}}{D}\right)^{2} R}+\frac{L_{2}}{R}+C_{2}\left(r_{C 2}+r_{L 2}+\frac{r_{C}}{D^{\prime 2}}+r_{L 1}\left(\frac{D}{D^{\prime}}\right)^{2}\right)+C_{1}\left(r_{C 1}+r_{L 1}+r_{L 2}\right) / \operatorname{tag} 58 \\
a_{2}=L_{1}\left(C_{2}\left(\frac{D}{D^{\prime}}\right)^{2}+C_{1}\right)+L_{2}\left(C_{2}+C_{1}\right)  \tag{59}\\
a_{3}=L_{1} L_{2} C_{1} \frac{1}{D^{\prime 2} R}  \tag{60}\\
a 4=L_{1} L_{2} C_{1} \frac{1}{D^{\prime 2}} \tag{61}
\end{gather*}
$$

Since $a_{1}$ to $a_{4}$ have explicit formula, it is much easier to determine the expression for $Q_{1}, Q_{2},{ }_{1}$, and ${ }_{2}$.

$$
\begin{equation*}
Q_{1}=\frac{R}{\omega_{1} L_{1}\left(\frac{D}{D^{\prime}}\right)^{2}+L_{2}} \tag{62}
\end{equation*}
$$

$$
\begin{gather*}
Q_{2}=\frac{R}{\omega_{2}\left(L_{1}+L_{2}\right)\left(\frac{C_{1}}{C_{2}}\right)\left(\frac{\omega_{1}}{\omega_{2}}\right)^{2}}  \tag{63}\\
\omega_{1}=\frac{1}{\sqrt{L_{1}\left(C_{2}\left(\frac{D}{D^{\prime}}\right)^{2}+C_{1}\right)+L_{2}\left(C_{1}+C_{2}\right)}}  \tag{64}\\
\omega_{2}=\sqrt{\frac{C_{1}\left(D^{\prime 2}+1\right)+C_{2}\left(D^{2}+1\right)}{C_{1} C_{2} L_{1}}} \tag{65}
\end{gather*}
$$

While calculating $N(s)$ for the negative peak, $N(s)$ corresponds to the null conditions in the response $V(s)$ to the excitation courses $\frac{V_{D}}{D} d$ and $I_{c} d$.


Fig. 3.3. Reference circuit indicating null conditions for negative peak

The first null is given by the zero of impedance across $V o(s)$ :

$$
\begin{equation*}
N_{d}(s)=\left(1+s r_{c_{2}} C_{2}\right) N_{2}(s) \tag{66}
\end{equation*}
$$

Second null is given by condition the current flow to load and capacitor $C_{2}$ if $=0$. Doing KCL at node $\mathrm{P}, \mathrm{KCl}$ at node c , and KVL at the loop of $L_{1}, C_{1}$, and $L_{2} . N(s)$ for negative peak voltage can be easily calculated as:

$$
\begin{align*}
N(s)=-\left(\frac{L_{1} L_{2} C_{1}}{R}\right) & \left(\frac{D}{D^{\prime}(1+D)}\right) s^{3}+\left(C_{1}\left(L_{1}+L_{2}\right)+\frac{L_{2} C_{1}}{D}\right) s^{2} \\
& -\left(\frac{L_{1}}{R}\left(\frac{D^{2}}{D^{\prime}(1+D)}\right)+\frac{C_{1}}{L_{1}}\left(L_{1}+L_{2}\right) R\left(\frac{D^{\prime}(1+D)}{D^{2}}\right)\right) s-1 \tag{67}
\end{align*}
$$

Repeat the same procedure, the $\mathrm{N}(\mathrm{s})$ for the positive peak can also be calculated. However, the circuits used for positive peak and negative peak are different.

The referent circuit for the positive peak is shown in Figure 3.2f. Since the di-


Fig. 3.4. Reference circuit indicating null conditions for positive peak
rection of the diode is different, the excitation sources $\frac{V_{D}}{D} d$ and $I_{c} d$ have the different directions. This can be justified by considering current directions as expressed in positive peak. Therefore, $N(s)$ for positive peak is calculated as:

$$
\begin{align*}
N(s)=-\left(\frac{L_{1} L_{2} C_{1}}{R}\right)\left(\frac{D}{D^{\prime 2}}\right) s^{3}+\left(C _ { 1 } \left(L_{1}\right.\right. & \left.\left.+L_{2}\right)+\frac{L_{2} C_{1}}{D}\right) s^{2} \\
& -\left(\frac{L_{1}}{R}\left(\frac{D}{D^{\prime}}\right)^{2}+\frac{C_{1}}{L_{1}}\left(L_{1}+L_{2}\right) R\left(\frac{D^{\prime}}{D}\right)^{2}\right) s+1 \tag{68}
\end{align*}
$$

With $k_{d}=\frac{1}{D^{\prime 2}}$, by combining three terms $k_{d}, N(s)$, and $D(s)$, the control-to-output can be expressed. This will be discussed in next section.

### 3.3 Small-Signal Analysis

Through analyzing the new circuit with PWM switch, the converters transfer function can be obtained as a $4_{t h}$ order system as follows: Control-to-output transfer function of the positive peak can be obtained as:

$$
\begin{array}{r}
\frac{V_{o}}{d} \approx \frac{1}{D^{\prime 2}} \frac{-\frac{\left(L_{1} L_{2} C_{1}\right)}{R}\left(\frac{D}{D^{\prime 2}}\right) s^{3}+\left(C_{1}\left(L_{1}+L_{2}\right)+\frac{L_{2} C_{1}}{D}\right) s^{2}-\left(\frac{L_{1}}{R}\left(\frac{D^{\prime}}{D^{\prime}}\right)\right.}{\left(1+\frac{s}{\omega_{1} Q_{1}}+\frac{s^{2}}{\omega_{1}^{2}}\right)\left(1+\frac{s}{\omega_{2} Q_{2}}+\frac{s^{2}}{\omega_{2}^{2}}\right)} \\
\frac{\left.+\frac{C_{1}}{L_{1}}\left(L_{1}+L_{2}\right) R\left(\frac{D^{\prime}}{D}\right)^{2}\right) s+1}{\left(1+\frac{s}{\omega_{1} Q_{1}}+\frac{s^{2}}{\omega_{1}^{2}}\right)\left(1+\frac{s}{\omega_{2} Q_{2}}+\frac{s^{2}}{\omega_{2}^{2}}\right)} \tag{69}
\end{array}
$$

Control-to-output transfer function of the negative peak can be obtained as:

$$
\begin{align*}
& \frac{V_{o}}{d} \approx \frac{1}{D^{\prime 2}} \frac{-\frac{\left(L_{1} L_{2} C_{1}\right)}{R}\left(\frac{D}{D^{\prime}(1+D)}\right) s^{3}+\left(C_{1}\left(L_{1}+L_{2}\right)+\frac{L_{2} C_{1}}{D}\right) s^{2}}{\left(1+\frac{s}{\omega_{1} Q_{1}}+\frac{s^{2}}{\omega_{1}^{2}}\right)\left(1+\frac{s}{\omega_{2} Q_{2}}+\frac{s^{2}}{\omega_{2}^{2}}\right)} \\
& \frac{-\left(\frac{L_{1}}{R}\left(\frac{D}{D^{\prime}(1+D)}\right)+\frac{C_{1}}{L_{1}}\left(L_{1}+L_{2}\right) R\left(\frac{D^{\prime}(1+D)}{D}\right)^{2}\right) s+1}{\left(1+\frac{s}{\omega_{1} Q_{1}}+\frac{s^{2}}{\omega_{1}^{2}}\right)\left(1+\frac{s}{\omega_{2} Q_{2}}+\frac{s^{2}}{\omega_{2}^{2}}\right)} \tag{70}
\end{align*}
$$

where:

$$
\begin{gather*}
Q_{1}=\frac{R}{\omega_{1} L_{1}\left(\frac{D}{D^{\prime}}\right)^{2}+L_{2}}  \tag{71}\\
Q_{2}=\frac{R}{\omega_{2}\left(L_{1}+L_{2}\right)\left(\frac{C_{1}}{C_{2}}\right)\left(\frac{\omega_{1}}{\omega_{2}}\right)^{2}}  \tag{72}\\
\omega_{1}=\frac{1}{\sqrt{L_{1}\left(C_{2}\left(\frac{D}{D^{\prime}}\right)^{2}+C_{1}\right)+L_{2}\left(C_{1}+C_{2}\right)}}  \tag{73}\\
\omega_{2}=\sqrt{\frac{C_{1}\left(D^{\prime 2}+1\right)+C_{2}\left(D^{2}+1\right)}{C_{1} C_{2} L_{1}}}  \tag{74}\\
D^{\prime}=1-D \tag{75}
\end{gather*}
$$

The transfer functions were also simulated in Simulink. The input $d(s)$ is equal to the sum of the basic duty cycle $D$ and the duty cycle variation $\Delta d$ which is used as a control command. The parameters of the circuit are given in Table 3.1.

Table 3.1
Parameter of the new DC-DC converter

| Parameters | Value | Parameters | value |
| :---: | :---: | :---: | :---: |
| Switching Frequency | 8.3 kHz | $L_{1}$ | $307 \mu H$ |
| Duty Cycle | $83.3 \% / 79.5 \%$ | $L_{2}$ | $307.8 \mu H$ |
| Input Voltage | 30 V | $C_{1}$ | $1 \mu F$ |
| Load | $150 \Omega$ | $C_{2}$ | $80 \mu F$ |

Figure $3.5 \& 3.6$ shows the simulation results from transfer function model comparing with the result from Simpowersystem model for the Positive output voltage. Figure $3.7 \& 3.8$ shows the simulation results from transfer function model comparing with the result from Simpowersystem model for the negative output voltage.


Fig. 3.5. Simulation result of negative peak from Simpowersystem model with $\mathrm{D}=-83.3 \%$. $V_{o}=-169.5 \mathrm{~V}$

As comparison, the simulation result of transfer function is given as follow. To better compare with the result from Simpowersystem, the simulation for the transfer function remain the same simulation time as the simulation for Simpowersystem.

The simulation results from the transfer function model reflects an original output voltage signal without any averaging or filter process which demonstrates oscillations before the waveform reach steady state. However, using averaging model removes the transient oscillations from the system response. Both simulations started at time 16.7 ms , and reached positive 170 V and negative 170 V . This demonstrates the accuracy of the modeling and its matching with the results obtained from MATLAB Simpowersystem toolbox. The circuit can generate any voltage on-demand at any desired polarity.


Fig. 3.6. Simulation result of negative peak from transfer function model with $\mathrm{D}=83.3 \%, \Delta d=-1.75 \% V_{o}=-169.5 \mathrm{~V}$


Fig. 3.7. Simulation result of positive peak from Simpowersystem model with duty cycle $D=79.5 \%$. output voltage $V_{o}=170 \mathrm{~V}$

Since $\frac{V_{o}}{V_{g}}=\frac{d}{1-d}$ for the positive output and $\frac{V_{o}}{V_{g}}=\frac{d}{1+d}$ for negative output, in order to generate $\mathrm{a} \pm 170 \mathrm{~V}$ of output voltage from 30 V DC input, the duty cycle d calculated


Fig. 3.8. Simulation result of positive peak from transfer function model with duty cycle $D=79.5 \%$, variation $\Delta d=-5.32 \%$. output voltage $V_{o}(\operatorname{Max})=170 \mathrm{~V}$
from previous equation is $d=85.3 \%$. According to the Simpowersystem simulations the duty cycle $D$ was set to $83.3 \%$ for positive and $79.5 \%$ for negative to generate a $\pm 170 \mathrm{~V}$ output. Considering the small signal variations of $d+\Delta d=D$, the variation $\Delta d$ can be calculated as $\Delta d=D-d=83.3 \%-85.15 \%=-2.15 \%$, which is close to the control signal which is $-1.75 \%$ for negative mode. Similarly, for the positive mode, the PWM variation equals to $\Delta d=D-d=79.5 \%-85.15 \%=-5.65 \%$, and the control signal is $-5.32 \%$, they are obviously close to each other. This control signal generates a $\pm 170 \mathrm{~V}$ in the output of the transfer functions. This slight deviation between the control signals to the PWM variation might be the consideration of inner circuit element resistances in capacitors and inductors.

### 3.4 Stability Analysis

In order to analyze the limits of stability of the proposed circuit in both positive and negative peaks, Bode plots of the transfer function are provided in Figure 14.


Fig. 3.9. Bode Plots for Negative Output Voltage

Figure 3.9 gives a presentation of the Bode diagram of the system operating in the negative mode. waveform is showed and the critical points are marked. the result can be easily told to be stable. The Bode diagram analysis result for positive peak is also given in Figure 3.10, which is also can be observed to be stable.

The Figure 15 shows the pole-zero maps for both of negative and positive output. For the positive one, the locations of zeros are all in the left half of the s-plane, which can proof the system is stable.

The Figure $3.11 \& 3.12$ shows the step response for both negative and positive output. The shapes of the response waveform for both polarity matched up with each other. The peak amplitude, overshoot and rise time for negative and positive output voltage can be observed as $-178 \mathrm{~V}, 78.5 \%, 2.03 \mathrm{~ms}$ and $179 \mathrm{~V}, 78.6 \%, 1.97 \mathrm{~ms}$. They are pretty close to each other. After 93.6 ms for negative output and 93.3 ms for


Fig. 3.10. Bode Plots for Positive Output Voltage
positive output, the signal settling at final value of -100 V and 100 V . Step responses for both polarities will finally reach steady state of $\pm 100 \mathrm{~V}$, which means both system are stable and synchronized. In other word, this converter can reach the same peak for both negative output and positive output at the same time, which means they are equal and symmetric responses in positive and negative peaks.

The stable analysis results shows that the proposed converter has ability to stabilize the output signal and generate a stable output at the output load. Therefore, the converter is worthy for researching and has its value in applying in industrial applications.


Fig. 3.11. Pole-Zero maps for Negative Peak


Fig. 3.12. Pole-Zero maps for Positive Peak


Fig. 3.13. Step Response for Negative Output Voltage


Fig. 3.14. Step Response for Positive Output Voltage

## 4. PROPOTYPE TESTING

### 4.1 Components Selection

After the simulation and the analysis have done for the proposed converter, a prototype is looking to be built to validate the results in practical way. Before actually building up and creating a PCB for the converter for validating, making selection for the right components of each element in the circuit according to the sizing calculation and simulation results was supposed to be ensured firstly. The sizing process in section 2.3 has set the boundaries for the size and some critical characteristics, such as maximum switching frequency, peak current and breakdown voltage, of each kind of component, and the simulation results showed in section 2.5 and 4.3 would also give a prediction for the performance of these components while operating with a certain size of component. Through following the guidance of the sizing process, the items can be selected within the proper range and to best fit with the predicted performance.

As the only switching device in the converter which taking charge in controlling the converter, the selection of MOSFET $Q$ needed to be carefully considered. According to the sizing process, the MOSFET need to withstand a peak current of 29.8A for the positive peak and a peak current of 45.15 A for the negative peak. So the drain-to-source current rating in the normal temperature of the MOSFET should be larger than 45.15 A . On the other hand, according to the expectation of the voltage across the MOSFET, the peak voltage can be calculated as the sum of source voltage, load voltage, and forward voltage of the diode $D_{1}$, which equals 204.4 V in total. So, the MOSFET should also has a maximum voltage rating larger than 204.4V. The MOSFET that is applied in this prototype building is IXFH60N50P3. Reference to its data sheet, the MOSFET has a maximum current rating and voltage rating
of 60 A and 500 V , which definitely larger than 45.15 A and 204.4 V . By observing the simulation results, the current peak is obviously within the range that allow the MOSFET to operate safely, so there is no need for any type of snubber circuit in order to protect the MOSFET. However, since the peak current is able to reach 45.15A, which is large enough to create a lot of heat, a heat sink and fan is assembled with the MOSFET and attached in the back of it to reduce the heat and avoid overheat.

Beside the MOSFET, diode is the other active component that take control of the converter. Selecting a correct diode for the converter can actually increase the system stability and efficiency of the voltage conversion. While doing the sizing for the diode, the two characteristics that have been focused were the peak current and reverse voltage. For the positive peak, the peak current and reverse voltage are as same as those for the MOSFET, which equal 29.8A and 204.4V. And as for the negative peak, the peak current and reverse voltage are smaller than positive peak, therefore, 29.8 A and 204.4 V are going to be used in selecting the suitable item. The diode that is selected to mount in the converter is 10A10 silicon diode with voltage rating from 50 V to 1000 V . Obviously, the voltage rating is large enough to ensure the converter working properly. However, on the other hand, the current rating of this diode is only 10 A . Comparing with 29.8 A , the current rating is too small to for the diode to perform it function, in this reason, 4 diodes are series connected together to prevent the overshoot current of the diode. 4 diodes are used is because the diode current may exist ripples, therefore, with one more diode series connected, it gives more rooms for the current ripple and ensure the safety and stability of the system.

The type of capacitor used in the converter is the oval run oil-filled capacitor. This type of capacitor is able to operate in a wild range of temperature between $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, and has large voltage and current rating. While considering the converter may generate lots of heat and operate with large current, this type of capacitor has its comparative advantage comparing with the other type of capacitors and provide stability and reliability in the prototype building.

One of the other elements that play a big role in the proposed converter is inductor. The inductor in this converter is carefully designed and needs to satisfy some special requirement in order to allow the converter to generate the demanded output on the load. In this reason, in order to produce the best the results for the converter, the inductors need to be designed and built according to the requirements. How to design and build a suitable inductor to satisfy the desired qualities is going to be comprehensively introduced in the next section.

### 4.2 Inductor Manufacturing

Since the inductors in this converter is required to be designed in order to satisfy the need, the inductor could not be simply buy from the website. Those inductors would be designed and made according to the requirements. In this part, how a suitable inductor has been designed and produced will be introduced in this section.

According to the simulation introduced in the last section, the best selection of the inductor is $307 \mu H$ for both of inductor $L_{1}$ and $L_{2}$. Reference to section 4.3, the simulation of the Simulink model has given the maximum of the inductor current that equals to 30A. So the designed inductors has to be able to allow the maximum current of 30 A to pass through.

Before start designing the inductor, type of the inductor that is best fit for the requirement should be selected. The total types of inductors including pot core, RM core, E core, EC core, ETD core, EER core, PQ core, EP core, and toroidal core. Table 4.1 below lists all the consideration factors for all type of inductors.

Table 4.1
Considerations for Core Selection I

| Type | Pot | RM | E | EC, ET, EER |
| :---: | :---: | :---: | :---: | :---: |
| Core Cost | High | High | Low | Medium |
| Bobbin Cost | Low | Low | Low | Medium |
| Winding Cost | Low | Low | Low | Low |
| W. Flexibility | Good | Good | Excellent | Excellent |
| Assembly | Simple | Simple | Simple | Medium |
| Mounting | Good | Good | Good | Fair |
| Heat Dissipation | Poor | Good | Excellent | Good |
| Shielding | Excellent | Good | Poor | Poor |

Table 4.2
Considerations for Core Selection II

| Type | PQ | EP | Toroidal |
| :---: | :---: | :---: | :---: |
| Core Cost | High | Medium | Very Low |
| Bobbin Cost | High | High | None |
| Winding Cost | Low | Low | High |
| W. Flexibility | Good | Good | Fair |
| Assembly | Simple | Simple | None |
| Mounting | Fair | Good | Poor |
| Heat Dissipation | Good | Poor | Good |
| Shielding | Fair | Excellent | Good |

By considering the cost, heat dissipation, and shielding, the toroidal inductor is the type of inductor that fits the best with the proposed converter design. To design a single-layer toroid, the expression of the inductance is showed below:

$$
\begin{equation*}
L=\frac{\mu_{e} N^{2} A_{e}}{I_{e}}=N^{2} A_{L} \tag{76}
\end{equation*}
$$

$$
\begin{equation*}
N=\sqrt{\frac{L}{A_{L}}} \tag{77}
\end{equation*}
$$

Where $\mu_{e}$ denotes the flux density, $N$ denotes number of turns, $A_{L}$ denotes the inductance factor, $A_{e}$ denotes the cross sectional area, and $I_{e}$ denotes the average path length. Inductance factor $A_{L}$ usually presents the inductance per turn or per square turn. It is generally provided by the manufacturer of the ferrite cores as one of the characteristic of the given magnetic core and the unit is $\frac{n H}{t u r n^{2}}$. If inductance factor $A_{L}$ is given for the given core, the number of turns that is needed for creating an inductor with a certain inductance can be calculated using equation (76). However, before the calculation is able to be performed, there are many different sizes of ferrite toroidal core to be selected from. In order to choose the right core for creating the desired inductor, the sizing process for the core has to be done. The magnet wire that is using in creating the inductor has 22 AWG wire gauge. Due to the maximum current for 22 AWG is only 7A, 3 wires were wrapped together to create a wire with larger ampacity, which was able to allow a maximum 20A input current. On the other hand, by wrapping the wires together, the parasitic resistor of the inductor was reduced, which also reduce the power loss on the parasitic resistor. Since the maximum current has to satisfy the requirement to make sure the flux density is below some specified maximum, $I_{M}$ ax has to satisfy the following relationship:

$$
\begin{align*}
I_{M a x} & \leq \frac{N B_{M a x} A_{e}}{L}  \tag{78}\\
A_{e} & \geq \frac{L I_{M} a x}{N B_{M a x}} \tag{79}
\end{align*}
$$

By modifying the formula of equation (78), the area of the crossing section for the core can be sized as equation (79). On the other hand, due to the proposed inductor is created with single layer of magnet wire. The number of turns will also be limited by the inner diameter of the core and the size of the wire. Figure 4.1 and 4.2 demonstrates the dimensions of a toroidal core and magnet wire. I.D. and O.D.


Fig. 4.1. Dimensions of toroidal core


Fig. 4.2. Dimensions of magnet wire
denote the inner and outer diameter of the toroidal core, and $a$ and $b$ denote the inner and outer radius of the toroidal core. w denotes the width of the cross section, and h denotes the height of the core. As for the dimensions for the magnet wire, $A_{b w}$ denotes the area for bare wire, $d_{b w}$ denotes the diameter for the wire without insulation, and
$d_{w d}$ enotes the diameter of the wire with insulation. The Number of turns is identified by the inner diameter and wire size of the magnet wire as expressed in equation (80).

$$
\begin{equation*}
N d_{w} \leq 2 \pi a \tag{80}
\end{equation*}
$$

Since $a$ is the inner radius of the toroidal core, it equals to half of the inner diameter I.D. Therefore, equation (80) can be modified as:

$$
\begin{equation*}
I . D . \geq \frac{N d_{w}}{\pi} \tag{81}
\end{equation*}
$$

While comparing both of the equation (78) and (80), both of the equations expressed one of the critical dimensions of the correct core and contain a unknown value N in the expression. However, by multiple the area with the diameter, the unknown $V$ will be canceled and a product will be given as:

$$
\begin{equation*}
A_{e} \times I . D . \geq \frac{L d_{w} I_{M a x}}{\pi B_{M a x}} \tag{82}
\end{equation*}
$$

The product of the cross sectional area and the inner diameter of the toroidal core can be used as the guidance in selecting the correct core for the toroid. The inductance of the desired inductor was $307 \mu H$, the peak current was $24 \mathrm{~A}, B_{M a x}$ was assumed to be 0.3 T , and the diameter of the wire is 0.644 mm . Bring the values into the equation (81), the criteria value can be calculated as 510-6. The dimension of the chosen toroidal core gives the inner diameter equaled to 30 mm , outer dimeter equaled 50 mm , and the height equaled 20 mm . The product between the cross sectional area $A_{e}$ and inner diameter I.D. equaled 610-6. This value satisfied the sizing criteria, which means it is the correct core for creating the inductor. The inductance factor $A_{L}$ that had given for the selected core was 1400 nH , so that the number of turns $N$ can be calculated as:

$$
\begin{equation*}
N=\sqrt{\frac{30710^{-6}}{140010^{-9}}}=14.8 \text { turns } \approx 15 \text { turns } \tag{83}
\end{equation*}
$$

Since the number of turns can only be an integer, the number of turns should be counted as 15 turns. Therefore, by creating a toroidal inductor with 15 turns of wire, the inductance equals $307 \mu \mathrm{H}$.

### 4.3 Experimental Verification

Experimental setup is utilized to validate the operation of the circuit as a comparison with the computer simulations. The prototype is tested and the output and each elements in the circuit are closely monitored. The load of the converter is parallel connected with an oscilloscope. Considering the current is possible to go extremely high and even go over 20A for some situation, high current probes are utilized to do the measurements. The first channel of the oscilloscope connected to the load and measuring the output voltage. Channel 3 and 4 are connected to two high current probes while measuring the current of source and load, inductors (including inductor $L_{1}$ and $L_{2}$ ), diode $D_{1}$ and $D_{2}$, and transistor $Q$. When measuring the voltage for capacitor $C_{1}$ and diode $D_{1}$ and $D_{2}$, Channel 3 and 4 are connected with two high voltage probes. To measure the voltage, channel 3 and channel 4 are connected to the two ends of the capacitor or the diode, the measurement will be performed by doing the subtraction between these two channels using the math function on the oscilloscope. Oscilloscope give the reading of the mean value for each of the parameter. Corresponding to the simulation results, the experiment validation will still focus on those three output situations: $\pm 170 \mathrm{~V}, \pm 60 \mathrm{~V}$, and $\pm 30 \mathrm{~V}$. For the results of other output voltages, they will be given in the Appendix to show that the converter is not only worked for some certain conditions, and the proposed converter has the ability to produce the matching results for any voltage level of output voltage.

## A. Experiment Results of Positive Output Voltage



Fig. 4.3. Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive boost mode (170V).

The prototype generate 170 V output when the MOSFET is driving at 8.3 kHz with duty cycle of $80.4 \%$. The duty cycle for the simulation model to generate the same load voltage is $79.5 \%$, they are very close. The power transmission rate of the converter can be calculated as $\frac{V_{o} I_{o}}{V_{i n} I_{L 1}}=\frac{170 V \times 1.25 \mathrm{~A}}{30 \mathrm{~V} \times 12.7 \mathrm{~A}}=\frac{212.5 \mathrm{~W}}{381 \mathrm{~W}}=55.77 \%$. The efficiency is similar to the one it has been expected in simulation. While looking into the currents, just like what happened for the simulation results, the input side currents,
including $I_{g}, I_{L_{1}}$, and $I_{q}$, are large and have a similar mean value around 13A, and the output side current, including $I_{o}, I_{L_{2}}$, and $I_{d}$, are small with a similar mean value around 1.3A. Comparing with the simulation results, the simulation result for 170 V load voltage has the input side current equal to about 11.4 A and output side current equals to around 1.13 A . Consider the ripples of the experiment results and the error cause by the measurement devices, such as oscilloscope and current probes, the difference around 1A between the simulation result and the Experiment result is acceptable and the experiment results for the currents are very close to the result generated by the simulation model. Both result are considered to be match with each other.

As for the voltages, the waveform of the voltage is coincided with the expectation, but the mean value for the capacitor $C_{1}$ voltage only equals to 19.6 V . According to analysis, the voltage of capacitor $C_{1}$ is supposed to equal to the source voltage ideally. In the simulation, the result of capacitor voltage equals 28.03 V , even if it is not equaled to 30 V , it still very close to 30 V . Comparing the experiment result with the simulation result, the experiment result is too small for diode voltage. However, if observing the waveform between the experiment result and simulation result in the following section, the waveform seems pretty much the same and have not much difference. Therefore, to explain why the reading of the mean value of the voltage for capacitor $C_{1}$ is much smaller than expectation, the problem can be considered in the following three aspects: First of all, the mean value measurement for the oscilloscope will be affected by the scale of the display. With a larger scaler, the mean value measured for the waveform will be more inaccurate and the estimated value for the mean will be normally smaller than its actual value. The scale for the voltage across capacitor $C_{1}$ is 200 V , so the scale is too large regarding the capacitor voltage. Secondary, while the proposed converter was operating under this situation, the input current was large, which is 12.7 A . While this large current was flowing through the prototype, it generated lots of heat on each element due to the parasitic resistor. When those electronic elements are heated to a high temperature, the resistance of
the parasitic resistors will increased along with the temperature. With larger parasitic resistance, more voltage from source will be separated to the parasitic resistors and the voltage on capacitor $C_{1}$ will be reduced. Thirdly, many ripples were lies at the bottom part of the waveform. These ripples could also be concerned as a factor that leads the reading of the mean value to be smaller than it supposed to be. As showed in Figure 4.3, the ripples of the capacitor $C_{1}$ voltage were basically concentrated at the bottom of the waveform, and this may lower the estimation of the average value for the output voltage.

Similar to voltage of capacitor $C_{1}$, the voltage across diode $D_{1}$ is also much smaller than what it supposed to be. In simulation and mathematical analysis, the mean value of the diode $D_{1}$ is supposed to be equaled to the output voltage, however, it equals 159 V and it is 11 V less than 170 V . The reason that may cause this difference can also be explained by the three issues listed above.

The second sample of the experiment result is where output voltage $V_{o}$ is equaled to 60 V . While the MOSFET was operating at 8.3 kHz with duty cycle of $33.5 \%$,


Fig. 4.4. Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive boost mode (60V).
the output voltage of the prototype equaled 60 V . The conversion efficiency can be calculated as $\frac{V_{o} I_{o}}{V_{i n} I_{L 1}}=\frac{60 V \times 0.318 \mathrm{~A}}{30 V \times 0.44 \mathrm{~A}}=\frac{19.08 \mathrm{~W}}{43.2 \mathrm{~W}}=44.17 \%$. Comparing with the simulation result, this efficiency was much lower than it was expected. The reason that caused the difference was that the current measurements were not as same as the expectation. The input current equaled 1.44 A , which was larger than 1.061 A for the simulation result, and the output current was 0.318 A , which was smaller than 0.4004 A for the simulation result. This difference could also be explained by the three issue mentioned in the last example. Comparing the shape of the waveforms to the expectation shape
shown by figure 2.2 in section 2.2, the waveform has the same shape as expectation, even if there are lots of noise in the experiment results. When the duty cycle of the


Fig. 4.5. Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive buck mode.

MOSFET is set to $11.4 \%$ with 8.3 kHz switching frequency, the proposed converter is operating in a buck mode and generate 20 V voltage on the output load. The duty cycle for the simulation model to generate the same level of load voltage is $10.3 \%$, they are very close. While computing the power transmission rate of the converter, the
data of the input and output current are generally used. However, as it can be noticed, comparing with the value of inductors current $I_{L_{2}}$ and the result from simulation, the measured output voltage is too small as it supposed to be. The measurement error existing at the output current is considered to be caused by the noise of the waveform and the limitation of the oscilloscope for current measurement. Since the inductors current $I_{L_{2}}$ is also equaled to output current, and at the same time, it is much closer to the simulation result of the output current, thus the power transmission rate can be calculated as $\frac{V_{o} I_{o}}{V_{i n} I_{L 1}}=\frac{20 V \times 0.176 A}{30 V \times 0.153 A}=\frac{3.52 W}{4.59 W}=76.69 \%$. Besides, the other data is close enough to the simulation and the waveform are in the expected shape.

## B. Experiment Results of Positive Output Voltage



Fig. 4.6. Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for negative boost mode (-170V).

This result demonstrate the performance of the converter working in the negative mode. As expected in the previous section, the waveform that is changed after changing the direction of the diode and the polarity of the output voltage is inductor $L_{2}$ current and the voltage across the diode. Except these two characteristics, the rest of the elements remain the same shape, however, some of the readings still change their
polarity along with the output voltage, such as output current and diode current. The experiment result has matched with the expectation and showed the correctness of the expectation.

The readings of the experiments result are much closed to the simulation result, but while looking at the input side current, they can be found much larger than the simulation results and the voltage $C_{1}$ is much smaller than it in the simulation result. However, these are the same problems this converter has met for the positive peak, and these problem can be explain by those three main reasons, including measurement tools limitation, parasitic resistor, and large ripple. The power transmission rate is equaled to $\frac{V_{o} I_{o}}{V_{i n} I_{L 1}}=\frac{-170 V \times-1.15 \mathrm{~A}}{30 V \times 15.6 \mathrm{~A}}=\frac{195.5 \mathrm{~W}}{468 \mathrm{~W}}=41.77 \%$.

In this situation, the converter is working at a boost mode in negative mode, which step up the source voltage to twice of it in negative direction. The duty cycle is -


Fig. 4.7. Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive boost mode (-60V).
$44.5 \%$, and the output voltage is -60 V . The shape of the waves still matched with the expectations with close mean values. The power transmission rate can be computed as: $\frac{V_{o} I_{o}}{V_{i n} I_{L 1}}=\frac{-60 V \times-0.396 A}{30 V \times 2.14 A}=\frac{23.76 \mathrm{~W}}{64.2 \mathrm{~W}}=37.01 \%$.

In this situation, the converter is working at a buck mode in negative mode, which step down the 30 V source voltage to -20 V . The duty cycle is $-1.8 \%$. The shape of


Fig. 4.8. Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive buck mode.
the waves still matched with the expectations with close mean values. The power transmission rate can be computed as: $\frac{V_{o} I_{o}}{V_{i n} I_{L 1}}=\frac{-20 V \times-0.136 \mathrm{~A}}{30 V \times 0.237 \mathrm{~A}}=\frac{2.72 \mathrm{~W}}{7.11 \mathrm{~W}}=38.26 \%$.

The comparison between the simulation results and experiment results are shown in Figure 4.9-4.14. The figures shown below demonstrate the comparisons of the eight
key measurement data, including Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current Id, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$.

## C. Positive Output for Simulation vs Experiment



Fig. 4.9. Comparison of Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive boost mode (170V).

When the diode is conducted in forward direction, the converter is operating in positive mode and generate positive output voltage at the load. Once the converter is working in the positive mode, it work just like a normal SEPIC converter. Make
comparison between the simulation and experiment results, the waveform of the eight critical elements are basically matched with each other. Except output voltage $V_{o}$ and current of inductor $L_{1}, I_{L_{1}}$, the results for other currents and voltages are pretty much showed in a matched waveform. They usually have close peak values and same shape.

As for the output voltage $V_{o}$, the main body of the waveform are coincided. The difference is the voltage ripples. The simulation result has a large ripple but the experiment result does not. However, while looking closely to the experiment output wave, some voltage ripples are still able to be identified. Even if those ripples are thinner than the simulation result, they have the same timing. And this can prove that the experiment result for the output voltage is actually matched with the simulation result.

And for the inductor current $I_{L_{1}}$, the previous experiment result has showed the actual input side current is usually larger than the simulation result, so it is normally to have the experiment result larger than the simulation.

The second sample give a comparison between the experiment result and simulation result where output voltage $V_{o}$ is equaled to 60 V . Figure. 4.10 presents another


Fig. 4.10. Comparison of Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive boost mode (60V).
example of the converter working in the boost mode. Comparing with the previous condition, the output voltage presented in figure 21 B is much smaller and it is only 60 V . Similar to what happen in the 170 V results, the output voltage has the same characteristic, and they can also be proved to be matched with the same analysis. While only generating 60 V at output, the current that is required to finish the boost
conversion is lower than the current for boosting to large output voltage such as 170 V . In this reason, less power will be draw from the source and thus less power will be consume in the process of power transmission. Therefore, with less power loss, the experimental result will be more closed to the simulation result, and it explains why the measured experiment inductor current in this situation is not much larger than the simulation result. The comparison of the shape and the critical values both showed the results of simulation and experiment are matched with each other, and prove the prototype is actually working as it is designed.

The following result shows the converters performance while in buck mode for positive peak. Figure 4.11 presents the simulation and experimental results for the


Fig. 4.11. Comparison of Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for positive buck mode.
situation that the simulation model is running at a duty cycle of $-10.3 \%$ and the practical experiment is operating with duty cycle equals to $-11.4 \%$. In this situation, the converter is operating in a Buck mode, and steps down the input voltage from 30 V to 20 V . The simulation result of the output voltage is basically a constant value of -19.89 V with some periodic spikes. Although the spike ripples had not the same
shape in the experimental result, some obvious voltage ripple can still be observed at the same timing as the spikes of the simulation result. For the output current, the average simulation result is 0.1329 A and the experimental result has a middle value of 0.08 A and average value of 0.045 A . they are closed but the experiment result is still seemed a little bit lower than the simulation. However, considering the large current ripple of the experiment result, the difference is actually reasonable. The shape of the simulated inductors current are matched with the shape of the experimental result, and the average values are also pretty close. For current that go through diode and transistor, they normally remain 0 and have periodic pulses on them. Both the simulation results and experimental results of them have showed this behaviors and the period of the pulse on the wave is matched. The experiment reading for the voltage of capacitor $C_{1}$ looks noisy and it is due to the limitation of the measurement tools. But if taking a close observation to the wave, it is still able to see a similar waveform within the noises.

## D. Negative Output for Simulation vs Experiment



Fig. 4.12. Comparison of Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for negative boost mode ( -170 V ).

Figure 4.12 presented above demonstrates the comparison between simulation result and experiment result of the converter while it is running in the negative mode and the duty cycle of the main switch $Q$ is set to $-84.1 \%$ for the simulation
and $-83.3 \%$ for the practical experiment. In this condition, the converter is literally operating in the boost mode and the output voltage is boosted from a 30 V input to -170 V at output.

The waveform of the output voltage from simulation as seen in the figure is basically a constant value of -168.5 V with a periodic ripple which has its peak value equal to -204.1 V . As for the result of the practical experiment, the main body of the wave has a middle value of 168 V , and the ripple is equaled to 176.8 V . Comparing the simulation result with the experimental result of the output voltage, the middle value for the main body of wave are close to each other. Both of the waveform content periodic ripples, and the period of the ripples for simulation result and experimental result are 0.1125 ms and 0.125 ms . They are also very close. The ripples for both simulation reading and experimental reading are basically occurred at the same time even if the peak voltage ripples are quite different.

The waveform for inductors current are more complicate than the output current. The shapes of the simulation result and experimental result are matched. The waveform of current for each inductor have pretty much the same shape. The average reading of the current for inductor $L_{1}$ is 10.81 A from simulation and 15.6 A from practical experiment. Unlike the other comparison results, the experimental result for $I_{L_{1}}$ is larger than the simulation result. This is due to the power loss for the power transmission in realistic is much larger than what it was expected in simulation. Therefore, the power that need to draw from the power source is larger than the expectation of the simulation. While the resistance stay remains the same, in order to draw more energy from the source, the input current must be larger than expectation. For inductor $L_{2}$, the positive peak of current $I_{L_{2}}$ from the simulation is 14.8 A and from the practical experiment is 14.55 A . And the negative peak of current $I_{L_{2}}$ from the simulation is -9.321 A and from the practical experiment is -9.2 A . These values are very close to each other, which can prove these two results are coincided.

The rest of the elements can be analyzed in the same way, and the waveform of them are well coincided. Those waves usually have the similar critical value regardless the ripples.

The second result in the negative mode shows the performance of the converter while it is generating a -60 V output. Figure 4.13 is the comparison result between


Fig. 4.13. Comparison of Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for negative boost mode $(-60 \mathrm{~V})$.
the measurements of simulation and practical experiment while the converter is operating in a boost mode. The converter is trying to generate 60 V output voltage
with a 30 V input while the measurements are undergoing. Observing the figures, the experimental results of the currents and voltage are all have a very similar waveform to the results of simulation with similar critical points.

The results that are obtained separately from simulation and experiment are basically matched, which means the converter is actually worked as expected under this type of situation.


Fig. 4.14. Comparison of Output Voltage $V_{o}$, Source Current $I_{g}$, Output Current $I_{o}$, Inductors Current $I_{L_{1}} \& I_{L_{2}}$, Diode Current $I_{d}$, Transistor Current $I_{q}$, Capacitor $C_{1}$ Voltage $V_{C_{1}}$, and Diode Voltage $V_{d}$ for negative buck mode.

Figure 4.14 provides a demonstration of the performance of the proposed converter while it is operating in the buck mode. The 30 V input voltage is stepped down to -20 V . As it can be observed in the figure, all the parameters that are measured have showed the coincidence between the experiment result and simulation result. In conclusion, the converter is proven to have the ability to perform the step down operation as it supposed to in its buck mode. The converter is still able to perform its function as expectation in buck mode.

## 5. SUMMARY

In this research, a new bipolar DC-DC converter has been presented. This converter can boost and buck the supply voltage in a wide range of output voltage and deliver both positive and negative voltages. The converter utilized only one switch to perform the power conversion. Comparing with other bipolar converter topologies high power conversion efficiencies can be achieved. With only one switch to achieve the power conversion, this design mostly simplifies the construction of the gate drive which makes it more suitable to construct in DC motor drives and DC microgrid and apply in many portable electronic devices. A simulation model, mathematical model, and experimental prototype has been developed and subjected to achieve the wide range of output voltage conversion. The simulation and experimental and mathematical results are matched with each other, which have verified the possibility to boost and buck the supply voltage in a range from 0 to $\pm 170 \mathrm{~V}$.

## LIST OF REFERENCES

## LIST OF REFERENCES

[1] A. S. A. Haque, A stand-alone photovoltaic (AC) scheme for village electricity. In Conference Record of the Thirty-first IEEE Photovoltaic Specialists Conference: IEEE, January 2005.
[2] J. S. T. K., "A flyback dcm dc-ac converter for pv applications," in In Annual International Conference on Emerging Research Areas and 2013 International Conference on Microelectronics,Communications and Renewable Energy (AICERA/ICMiCR), pp. 1-6, IEEE, June 2013.
[3] J. Y. L. Youming, C.; Youwei, "Circuit analysis of a single phase microphotovoltaic inverter," in In Asia-Pacific Power and Energy Engineering Conference (APPEEC), pp. 1-4, IEEE, March 2012.
[4] M. V. P. K. S. Kiranmai, "A new maximum power point tracking scheme for inverters," in In Twenty-Seventh International Telecommunications Conference, pp. 429-433, INTELEC'05, IEEE, September 2005.
[5] J. S. T. A. V. G. Calais, M.; Myrzik, "Inverters for single-phase grid connected photovoltaic systems-an overview," in In Power Electronics Specialists Conference, vol. 4, pp. 1995-2000, pesc 02, IEEE, June 2002.
[6] P. C. Yang, Z.; Sen, "A novel switch-mode dc-to-ac inverter with nonlinear robust control," in IEEE Transactions on Industrial Electronics,45(4), pp. 602-608, IEEE, August 1998.
[7] E. H. S. A. J. A.-S. M. A. Fardoun, A. A.; Ismail, "New efficient bridgeless cuk rectifiers for pfc applications," in In IEEE Transactions on Power Electronics, 27(7), pp. 3292-3301, IEEE, July 2012.
[8] D. P. F. Z. Jiang, S.; Cao, "High frequency transformer isolated z-source inverters," in In Twenty-Sixth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), pp. 442-449, IEEE, March 2011.
[9] S. A. P. Chaturvedi, P. K.; Jain, "Reduced switching loss pulse width modulation technique for three-level diode clamped inverter," in Power Electronics, IET, 4(4), pp. 393-399, IEEE, April 2011.
[10] K. T. P. N. L. E. Mondal, G.; Gopakumar, "A reduced-switch-count five-level inverter with common-mode voltage elimination for an open-end winding induction motor drive," in Transactions on Industrial Electronics, pp. 2344-2351, pesc 02, IEEE, August 2007.
[11] Y. Mihalache, L.; Xue, "A new three-phase hybrid five-level inverter with reduced number of high-frequency switching devices," in In IEEE Energy Conversion Congress and Exposition (ECCE), pp. 3720-3727, IEEE, September 2011.
[12] G. Haddad, K.; Joos, "Three phase active filter topology based on a reduced switch count voltage source inverter," in In 30th Annual IEEE Power Electronics Specialists Conference, 1999, vol. 1, pp. 236-241, PESC 99, IEEE, August 1999.
[13] B. C. S. B. E. Beser, E.; Arifoglu, "Design and application of a single phase multilevel inverter suitable for using as a voltage harmonic source," in Journal of Power Electronics, 10(2), pp. 138-145, March 2010.
[14] M. K. A. Rahila, J.; Santhi, "A new 81 level inverter with reduced number of switches," in In International Conference on Advances in Engineering, Science and Management (ICAESM), 2012, pp. 485-489, IEEE, March 2012.
[15] K. D. Nikhil, V. K.; Joseph, "A reduced switch multilevel inverter for harmonic reduction," in In Power and Energy Engineering Conference (APPEEC), 2012, pp. 1-4, IEEE, March 2012.
[16] K. L. C. H. Y. W. J. Ahmadi, D.; Zou, "A universal selective harmonic elimination method for high-power inverters," in In IEEE Transactions on Power Electronics, 26(10), pp. 2743-2752, IEEE, October 2011.
[17] A. Q. L. Z. B. S. Li, J.; Huang, "Analysis and design of active npc (anpc) inverters for fault-tolerant operation of high-power electrical drives," in In IEEE Transactions on Power Electronics, 27(2), pp. 519-533, IEEE, February 2012.
[18] I. Wei, H.; Batarseh, "Comparison of basic converter topologies for power factor correction," in In IEEE Proceedings of Southeastcon'98, pp. 348-353, IEEE, April 1998.
[19] R. M. H. J. Boller, T.; Kennel, "Increased power capability of standard drive inverters by sequential switching," in In IEEE International Conference on Industrial Technology (ICIT), pp. 769-774, IEEE, March 2010.
[20] W. Cao, X.; Zhang, "Grid-connected solar micro-inverter reference design," in In 2011 International Conference on New Technology of Agricultural Engineering, pp. 239-243, May 2011.
[21] S. K. N. H. S. Z. J. B. I. Hu, H.; Harb, "A single-stage microinverter without using electrolytic capacitors," in In IEEE Transactions on Power Electronics, 28(6), pp. 2677-2687, IEEE, June 2012.
[22] J. K. B. F. Kjaer, S. B.; Pedersen, "A review of single-phase grid-connected inverters for photovoltaic modules," in In IEEE Transactions on Industry Applications, 41(5), pp. 1292-1306, IEEE, September 2005.
[23] E. M. P. Ltd., "Micro, string and central inverters." Energy Matters - Renewable Energy Solar Power Inverters. Last date accessed: February, 2015. http://www.energymatters.com.au/renewable-energy/inverters/micro-string-central-inverters.php.
[24] E. A. R. M. B. E. J. Joshi, M.; Shoubaki, "A high-efficiency resonant solar micro-inverter," in In Proceedings of the 14th European Conference on Power Electronics and Applications (EPE 2011), pp. 1-10, IEEE, August 2011.
[25] C. Y. C. Y. C. C. H. J. L. Y. K. C. C. C. H. Y. C. Li, C. H.; Yang, "A moduleintegrated isolated solar micro-inverter without electrolytic capacitors," in In International Conference on Audio, Language and Image Processing (ICALIP), pp. 247-253, IEEE, July 2012.
[26] L. K. S. B. B. J. S. T. Xue, Y.; Chang, "Topologies of single-phase inverters for small distributed power generators: an overview," in In IEEE Transactions on Power Electronics, 19(5), pp. 1305-1314, IEEE, September 2004.
[27] P. Li, Q.; Wolfs, "A review of the single phase photovoltaic module integrated converter topologies with three different dc link configurations," in In IEEE Transactions on Power Electronics, 23(3), pp. 1320-1333, IEEE, May 2008.
[28] M. S. A. A. O. M. F. Y. R. Rahmani, R.; Fard, "A complete model of stand-alone photovoltaic array in matlab-simulink environment," in In IEEE Student Conference on Research and Development (SCOReD), pp. 46-51, IEEE, December 2011.
[29] B. M. R. P. S. J. K. M. G. R. Bhaskar, M.A.; Vidya, "A simple pv array modeling using matlab," in In International Conference on Emerging Trends in Electrical and Computer Technology (ICETECT), vol. 4, pp. 1995-2000, pesc 02, IEEE, June 2012.
[30] A. M. S. Izadian, A.; Pourtaherian, "Basic model and governing equation of solar cells used in power and control applications," in In Proceedings of IEEE Energy Conversion Expo Conference, pp. 1483-1488, IEEE, September 2012.
[31] S. Faranda, R.; Leva, "Energy comparison of mppt techniques for pv systems," in WSEAS transactions on power systems, 3(6), pp. 446-455, IEEE, June 2008.
[32] A. S. M. Harjai, A.; Bhardwaj, "Study of mppt techniques in a solar photovoltaic array," Master's thesis, National Institute of Technology, B.E thesis, Dept. of Electrical Eng., Rourkela, India, May 2011.
[33] A. Hegde, S.; Izadian, "A new sepic inverter: Small signal modeling," in In 39th Annual Conference of the IEEE Industrial Electronics Society, IECON 2013, pp. 240-245, IEEE, November 2013.
[34] P. J. Bauer, P.; van Duijsen, "Large signal and small signal modeling techniques for ac-ac power converters," in In Conference Record of the Power Conversion Conference, pp. 520-525, IEEE, Apirl 1993.
[35] A. F. N. Z. W. Cantillo, A.; De Nardo, "Stability issues in peak-current-controlled sepic," in In IEEE Transactions on Power Electronics, 26(2), pp. 551-562, IEEE, February 2011.
[36] C. Vuthchhay, E.; Bunlaksananusorn, "Modeling and control of a zeta converter," in In International Power Electronics Conference (IPEC), pp. 612-619, IEEE, June 2010.
[37] A. Izadian, "A synchronous single switch inverter," in In IEEE International Electric Machines \& Drives Conference (IEMDC), pp. 1333-1337, IEEE, May 2013.
[38] D. Bernstein, "What makes some control problems hard," in Control Systems, IEEE, 22(4), pp. 8-19, IEEE, August 2002.
[39] D. P. Freudenberg, J. S.; Looze, "Right half plane poles and zeros and design trade-offs in feedback systems," in In IEEE Transactions on Automatic Control, 30(6), pp. 555-565, IEEE, June 1985.
[40] P. Misra, "On the control of non-minimum phase systems," in American Control Conference, pp. 1295-1296, IEEE, June 1989.
[41] A. L. L. Gavini, L.; Izadian, "A parallel compensation approach in controls of buck-boost converters," in In IECON 2011-37th Annual Conference on IEEE Industrial Electronics Society, pp. 451-455, IEEE, November 2011.
[42] I. D. M. Iwai, Z.; Mizumoto, "A parallel feedforward compensator virtually realizing almost strictly positive real plant," in In Proceedings of the 33rd IEEE Conference on Decision and Control, vol. 3, pp. 2827-2832, IEEE, December 1994.
[43] I. L. L. S. S. L. J. H. Iwai, Z.; Mizumoto, "Adaptive stable pid controller with parallel feedforward compensator," in In 9th International Conference on Control, Automation, Robotics and Vision, pp. 1-6, ICARCV'06, IEEE, December 2006.
[44] R. Gessing, "Parallel compensator for control systems with nonminimum phase plants," in In Proceedings of the American Control Conference, vol. 4, pp. 33513356, IEEE, June 2004.

