

2011

# Characterization of InGaAs Metal-Oxide-Semiconductor Field-Effect Transistors

Weike Wang  
*Lehigh University*

Follow this and additional works at: <http://preserve.lehigh.edu/etd>

---

## Recommended Citation

Wang, Weike, "Characterization of InGaAs Metal-Oxide-Semiconductor Field-Effect Transistors" (2011). *Theses and Dissertations*. Paper 1136.

This Dissertation is brought to you for free and open access by Lehigh Preserve. It has been accepted for inclusion in Theses and Dissertations by an authorized administrator of Lehigh Preserve. For more information, please contact [preserve@lehigh.edu](mailto:preserve@lehigh.edu).

**Characterization of InGaAs  
Metal-Oxide-Semiconductor Field-Effect  
Transistors**

by

Weike Wang

A Dissertation

Presented to the Graduate Committee

of Lehigh University

in Candidacy for the Degree of

Doctor of Philosophy

in

Electrical Engineering

Lehigh University

May 2011

Approved and recommended for acceptance as a dissertation in partial fulfillment of the requirements for the degree of Doctor of Philosophy.

---

**Date**

---

**Dr. James C. M. Hwang**, Dissertation Advisor, Chair

---

**Accepted Date**

Committee Members

---

**Dr. Miltiadis K. Hatalis**

---

**Dr. Boon S. Ooi**

---

**Dr. Marvin H. White**

---

**Dr. Peide D. Ye**

# Acknowledgments

I owe my deepest gratitude to Prof. James C. M. Hwang for his guidance, expertise and support in my research and study. I am grateful for the state-of-the-art laboratory and an open and free research environment he provides. It is also my great pleasure to thank Prof. Miltiadis K. Hatalis, Prof. Boon S. Ooi, Prof. Marvin H. White and Prof. Peide D. Ye for their valuable feedback and guidance to my graduate study.

I want to express my gratitude to Cheng Chen, Renfeng Jin, and Peng Zhen who came to the group together with me. I could not have gone this far without their encouragement. I would also like to thank my fellow lab colleagues, particularly Dr. Subrata Halder and Dr. Jie Deng for their continuous help in the lab. Thomas R. Antrobus, Guanghai Ding, Xi Luo, Dr. Marvin Marbell, Dr. David Molinero, Dr. Shohei Nakahara, Yaqing Ning, Dr. Cristiano Palego, Dr. Dong-ning Wang, and Dr. Xiaobin Yuan have all helped me in many different ways. And I also greatly appreciate the help from Dr. Yanli Zhang and Dr. Gan Wang at Sherman Fairchild Center and the IT support from David Morrisette. Moreover, this dissertation would not have been possible without the device samples and helpful discussions from Dr.

Yi Xuan, Dr. Yanqing Wu, and Prof. Peide D. Ye at Purdue University. I would also express my thanks to Dr. Alex Klimashov, Dr. Cejun Wei, and Dr. Gene Tkachenko who guided me during my internship at Skyworks Solutions, Inc. I learned a lot from this experience.

My thanks are also given to the National Science Foundation and Sherman Fairchild Foundation for their financial supports throughout my study.

Finally I deeply thank Deedee and my parents for their tremendous love.

# Contents

<b>Acknowledgments</b>	<b>iii</b>
<b>List of Tables</b>	<b>vii</b>
<b>List of Figures</b>	<b>viii</b>
<b>Abstract</b>	<b>1</b>
<b>Chapter 1 Introduction</b>	<b>3</b>
1.1 Basic Properties of III-V Semiconductors . . . . .	5
1.2 Development of III-V MOSFETs . . . . .	9
1.2.1 History of III-V MOSFETs . . . . .	9
1.2.2 Recent Advances of III-V MOSFETs . . . . .	12
1.3 Scope of the Dissertation . . . . .	13
References . . . . .	15
<b>Chapter 2 Interface Characterization of InGaAs MOSFETs</b>	<b>25</b>
2.1 InGaAs MOSFETs Under Study . . . . .	26

2.1.1	Device Structure and Fabrication Process . . . . .	26
2.1.2	Device Characteristics . . . . .	28
2.2	Interface Characterization Techniques . . . . .	30
2.2.1	Charge Pumping . . . . .	30
2.2.2	Subthreshold Current . . . . .	45
	References . . . . .	47
<b>Chapter 3</b>	<b>Electron Mobility in InGaAs MOSFETs</b>	<b>50</b>
3.1	Analysis of Inversion Charge . . . . .	51
3.2	Analysis of Electron Mobility . . . . .	59
3.3	Experiments and Discussions . . . . .	66
	References . . . . .	71
<b>Chapter 4</b>	<b>Junction Leakage Current in InGaAs MOSFETs</b>	<b>78</b>
4.1	Analysis of Junction Leakage Current . . . . .	78
4.2	Experiments and Discussions . . . . .	81
	References . . . . .	83
<b>Chapter 5</b>	<b>Conclusions</b>	<b>84</b>
5.1	Conclusions of This Dissertation . . . . .	84
5.2	Future Study . . . . .	86
	References . . . . .	87
<b>Publications</b>		<b>88</b>





# List of Tables

Table 1.1	Material parameters for common III-V semiconductors, germanium and silicon at room temperature. . . . .	10
Table 3.1	Model parameters. . . . .	57
Table 4.1	Model parameters for reverse junction leakage current. . . . .	83

# List of Figures

Figure 1.1	Overall roadmap technology characteristics predicted by international technology roadmap for semiconductors (ITRS) [1]. . . . .	4
Figure 1.2	The relationship of bandgap energy and lattice constant for common III-V semiconductors [40]. . . . .	5
Figure 1.3	Energy band structures of (a) Si and (b) GaAs [41]. . . . .	6
Figure 1.4	Bulk electron mobility of common III-V semiconductors. . . . .	7
Figure 1.5	Energy band diagram of a graded AlGaAs/GaAs HBT and an AlGaAs/GaAs HEMT [42]. . . . .	8
Figure 2.1	Bulk electron mobility of common III-V semiconductors. . . . .	27

Figure 2.2	(a) (b) Transfer characteristics and (c) output characteristics of $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ ( $\square$ ), $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ ( $\circ$ ), and $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ ( $\triangle$ ) MOSFETs with a gate width $W$ of 100 $\mu\text{m}$ and a gate length $L$ of 4 $\mu\text{m}$ at room temperature. The transfer characteristics are measured at drain-source voltages $V_{\text{DS}}$ of 0.05 V and 1.5 V. The output characteristics are measured at gate-source voltages $V_{\text{GS}}$ of $-0.75$ V to 1 V for $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ , $-0.25$ V to 1.5 V for $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ , and 0.25 V to 2 V for $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ with a 0.25 V step size. . . . .	30
Figure 2.3	The quantity, the parallel conductance divided by the angular frequency $G_{\text{P}}/\omega$ , used in the conductance method is no longer sensitive to $D_{\text{it}}$ after $C_{\text{it}}$ is larger than $C_{\text{OX}}$ [5]. . . . .	31
Figure 2.4	A charge pumping test setup. . . . .	32
Figure 2.5	(a) Square or trapezoidal waveform used in charge pumping measurement. The pulsing scheme in variable-amplitude charge pumping (b) and variable-base charge pumping (c). . . . .	33
Figure 2.6	Maximum $I_{\text{CP}}$ from variable-amplitude measurement on $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ MOSFETs with different gate lengths before and after their gate contact pads are scribed off. . . . .	36

Figure 2.7	Variable-base charge pumping current of (a) (b) 2- $\mu\text{m}$ -gate-length $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ , (c) (d) 8- $\mu\text{m}$ -gate-length $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ , and (e) (f) 2- $\mu\text{m}$ -gate-length $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSFETs with different (a) (c) (e) $t_{\text{R}}$ and (b) (d) (f) $t_{\text{F}}$ at 25 °C and $-50$ °C. $t_{\text{R}}$ ( $t_{\text{F}}$ ) is varied from 0.1 $\mu\text{s}$ , 0.4 $\mu\text{s}$ , 0.6 $\mu\text{s}$ , 1.3 $\mu\text{s}$ , 3.8 $\mu\text{s}$ , 6.3 $\mu\text{s}$ to 12.5 $\mu\text{s}$ (from the top curve to the bottom curve) when $t_{\text{F}}$ ( $t_{\text{R}}$ ) is fixed at 1.3 $\mu\text{s}$ . $f=50$ kHz, $\Delta V_{\text{G}}=2$ V, $W=200$ $\mu\text{m}$ . . . . .	39
Figure 2.8	Electron and hole emission levels referred to the intrinsic Fermi-level $E_{\text{I}}$ , calculated with Fermi-Dirac statistics for (a) $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ , (b) $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ , and (c) $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSFETs at room temperature (■), $-50$ °C (▲), and 60 °C (●) ( $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ only). . . . .	42
Figure 2.9	Interface trap densities $D_{\text{it}}$ in $\text{Al}_2\text{O}_3/\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ (□), $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ (○) and $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ (△) MOSFETs measured by charge-pumping method across the bandgap. The trap energy is relative to the conduction band minimum $E_{\text{C}}$ . The dashed lines show the Gaussian fit, while the solid lines show the levels fitted with the measured transfer characteristics, which will be discussed in Section 2.2.2. . . . .	43
Figure 2.10	Calculated inversion charge density assuming different levels of constant all-acceptor or all-donor $D_{\text{it}}$ across the bandgap. . . . .	44

Figure 3.1	Lowest two subbands ( $E_1$ and $E_2$ ) and wave functions for InGaAs MOSFETs under strong inversion with surface potential $\psi_S = 0.9 V$ . . . . .	54
Figure 3.2	Calculated inversion charge densities $Q_N$ are lower for InGaAs MOSFETs than that for a silicon MOSFET due to lower density of states in InGaAs. . . . .	55
Figure 3.3	The inversion charge distribution in the channel for silicon and InGaAs MOSFETs at a $Q_N = 2.5 \times 10^{12} q/\text{cm}^2$ . . . . .	56
Figure 3.4	Measured (symbols) vs. calculated (curves) interface charge densities $Q_{it}$ for $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ ( $\square$ ), $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ ( $\circ$ ) and $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ ( $\triangle$ ). . . . .	60
Figure 3.5	Calculated semiconductor bulk mobility $\mu_0$ (---), interface roughness mobility $\mu_R$ (- - -), Coulomb scattering mobility $\mu_C$ (- · -), and total electron mobility $\mu_N$ (—) for (a) $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ (b) $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ and (c) $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSFETs at room temperature. In all cases, $\mu_N$ is mainly limited by $\mu_R$ under strong inversion. . . . .	63
Figure 3.6	Total electron mobility $\mu_N$ in InGaAs MOSFETs calculated by using the parameter values listed in Table 3.1, which exhibits little difference between room temperature (—) and $-50^\circ\text{C}$ (- -). . .	64

Figure 3.7	Total electron mobility $\mu_N$ in InGaAs MOSFETs calculated by using the parameter values listed in Table 3.1, which exhibits simple power-law dependence on the effective electric $E_{\text{eff}}$ field. The Si universal mobility [26] has also been included for comparison.	66
Figure 3.8	Excellent agreement between measured (symbols) and modeled (curves) transfer characteristics of InGaAs MOSFETs at room temperature ( $\square$ , —) and $-50$ °C ( $\triangle$ , - - -) plotted in both linear (a) and log (b) scales. $L = 4$ $\mu\text{m}$ . $W = 100$ $\mu\text{m}$ .	68
Figure 3.9	Calculated inversion charge density $Q_N$ in $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ MOSFETS with simple (- -) and stepped (—) triangular wells.	71
Figure 4.1	Simplified energy diagram of $p$ - $n$ junction at reversed bias.	80
Figure 4.2	Agreement between measured (symbols) and modeled (curves) junction leakage currents of InGaAs MOSFETs at room temperature. The current and voltage are all negative and are plotted in their absolute values for convenience. $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSFET does not have a modeled curve because the anomalous increase arising from the residual implantation damage is beyond the scope of discussed mechanisms. Note the model is not accurate in small-bias region ( $ V  \lesssim 0.3$ V) because of the non-negligible recombination current.	81

# Abstract

After about fifty years of development in silicon metal-oxide-semiconductor field-effect transistor (MOSFET), it has become more and more difficult to continue transistor scaling due to the limitations in lithography, power consumption, and reliability. Recently, great effort has been put into searching for alternative channel structures or materials for future high-performance and low-power logic applications. Considerable progress has been made in the research of several novel devices, such as carbon-nanotube (CNT) field-effect transistors (FETs), silicon nanowire FETs, graphene FETs, and planar FETs with alternative channel materials such as Ge, InAs, InSb, and InGaAs. This dissertation discusses the electrical characterization of the interface traps, analysis of the inversion charge, electron mobility and junction leakage current of  $\text{Al}_2\text{O}_3/\text{In}_x\text{Ga}_{1-x}\text{As}$  ( $x = 0.53, 0.65$  or  $0.75$ ) MOSFETs.

Charge pumping has been used to characterize the interface traps between  $\text{Al}_2\text{O}_3$  and InGaAs in n-channel inversion-mode MOSFETs. An analysis of the charge pumping current with gate voltage pulses of different rise and fall times has enabled the interface trap density to be extracted across the energy bandgap, with an average value between the mid  $10^{12}$  and low  $10^{13}$   $\text{cm}^{-2}\text{eV}^{-1}$ . The majority of interface traps

in indium-rich InGaAs metal-insulator-semiconductor structures have been identified as donors, which limits the off-state performance of InGaAs MOSFETs such as subthreshold slope, drain-induced barrier lowering, and on/off current ratio. The results obtained in our measurements help explain the promising on-state performance of the Al<sub>2</sub>O<sub>3</sub>/InGaAs MOSFETs and the need to further improve the interface so that its off-state performance can be on par with that of the Si MOSFET.

The electron mobility in Al<sub>2</sub>O<sub>3</sub>/InGaAs MOSFETs has been analyzed for scattering by oxide charge as well as interface charge and roughness, and compared with measured transfer characteristics from depletion to inversion. The analysis shows that in strong inversion the electron mobility can be as high as  $\sim 3000$  cm<sup>2</sup>/V/s and is mainly limited by interface roughness. The extracted interface roughness from the measured data is two to seven times that of the interface between a high- $\kappa$  dielectric and Si, assuming the correlation lengths are comparable. Therefore, to fully benefit from the high bulk mobility of InGaAs, its interface roughness with the gate oxide needs to be further improved.

Finally, the reverse junction leakage current has been analyzed by calculating diffusion, generation, and tunneling currents, and compared with measurement at room temperature. We find that the leakage current increases with In mole fraction. Generation and tunneling currents dominate in medium- and high-bias regions, respectively.




# Chapter 1

## Introduction

The demand of higher speed, reduced power consumption and higher density of integration has pushed the semiconductor industry to aggressively scale the size of the basic element in silicon complementary metal-oxide-semiconductor technology (CMOS) — metal-oxide-semiconductor field-effect transistors (MOSFETs), approaching its physical limits. It is projected that the transistor with a physical gate length of 20 nm in the microprocessor unit will be in production in 2013 (Figure 1.1) [1]. Although several new technologies, such as strained-silicon channels, metal-gate/high- $\kappa$  stacks and non-planar silicon transistors have been developed to sustain Moore's Law, the continuing scaling of MOSFETs beyond 22-nm node will face serious challenges from lithography, device design and modeling.

Recently, tremendous progress has been made in the research of novel technologies for future nano-electronics, including carbon-nanotube (CNT) field-effect transistors (FETs) [2–6], silicon nanowire FETs [7–12], graphene FETs [13–19], and




**Figure 1.1:** Overall roadmap technology characteristics predicted by international technology roadmap for semiconductors (ITRS) [1].

planar FETs with alternative channel materials. Benefiting from high electron mobility, channel materials such as InGaAs [20,21], InAs [22,23], and InSb [24,25] have been demonstrated in high-electron-mobility or quantum-well transistors, achieving superior device metrics. However, high gate leakage current in these transistors limits their application in large scale integration. On the other hand, operating under the same mechanism as silicon MOSFETs, surface channel inversion-type MOSFETs have been demonstrated by integrating high- $\kappa$  gate dielectrics and alternative channel materials like germanium [26,27] or InGaAs [28–39], showing promising performance for high-speed low-power logic applications.

## 1.1 Basic Properties of III-V Semiconductors


Generally, III-V semiconductors are referred as chemical compounds with at least one group III element and at least one group V element in the periodic table of the chemical elements. Various group III and V elements can form different III-V semiconductors, covering a wide range of energy bandgap and electromagnetic spectrum as shown in Figure 1.2. This variety determines their important roles in many electronic and photonic device applications.



**Figure 1.2:** The relationship of bandgap energy and lattice constant for common III-V semiconductors [40].


One significant property of III-V semiconductors is that most of them are direct bandgap semiconductors, which means the wave vector  $k$  has the same value at the lowest point  $E_C$  in the conduction band as at the highest point  $E_V$  in the valence

band. Thus no phonon is required for the transition of an electron from the valence band to the conduction band, which makes III-V semiconductors much more efficient photonic material for light emitting diodes (LEDs), semiconductor lasers and photo detectors than silicon. Figure 1.3 compares the band diagrams of GaAs and Si. It is seen clearly that  $E_C$  and  $E_V$  points are aligned at the same wave vector  $k$  value.



**Figure 1.3:** Energy band structures of (a) Si and (b) GaAs [41].


Another important advantage is the electron mobility. Many III-V semiconductors have a bulk electron mobility higher than silicon as shown in Figure 1.4. For narrow bandgap semiconductor such as InSb, InAs and indium-rich InGaAs, their bulk electron mobilities can even be well above  $10^4$   $\text{cm}^2/\text{V}\cdot\text{s}$ , which is more than ten times of silicon, making them good candidates for high-speed low-power applications.



**Figure 1.4:** Bulk electron mobility of common III-V semiconductors.

Because of the large bandgap difference, various III-V semiconductors are often used to form heterojunctions. A heterojunction means the  $p$ -type and  $n$ -type regions of a  $p$ - $n$  junction are made of different semiconductor materials and thus

has some unique properties. For example, as shown in Figure 1.5(a), in a graded heterojunction bipolar transistor (HBT), the emitter is made of a larger-bandgap material such as AlGaAs while the base is made of a smaller-bandgap material such as GaAs. Therefore the holes in the base experience a much larger energy barrier than electrons in the emitter, which reduces the hole back-injection and increases the emitter injection efficiency. A heterojunction is also usually used in the concept



**Figure 1.5:** Energy band diagram of a graded AlGaAs/GaAs HBT and an AlGaAs/GaAs HEMT [42].

of modulation doping, in which the dopants are separated from the location where

carriers conduct the current. Consequently, the carriers are free from impurity scattering and have a higher mobility. This concept directly results in the invention of high-electron-mobility transistor (HEMT). For example, in a typical HEMT transistor (Figure 1.5(b)), the electrons accumulate in the interface of AlGaAs/GaAs heterojunction and are separated from dopants which are further away inside the AlGaAs layer. The heterojunction device like HBT and HEMT have very important applications in radar and communication systems.

III-V semiconductors also contains another category of materials located on the mid-upper left part of Figure 1.2 — nitride-based wide bandgap semiconductors. These semiconductors have a very wide energy bandgap, usually above 3 eV, corresponding to an emission spectrum in UV range. Thus they are often used in UV LEDs and UV detectors. The wide bandgap also is associated with a large breakdown voltage. The field-effect transistor based on nitride usually can handle much higher power and is being developed for wireless base station and radars.

Table 1.1 summarize several material parameters for common III-V semiconductors as well as silicon.

## **1.2 Development of III-V MOSFETs**

### **1.2.1 History of III-V MOSFETs**

Not long after the first MOSFET was invented by Dawon Kahng at Bell Laboratories in 1960 [43], the first attempt of using GaAs for a MOSFET was made in 1965,

Parameters	InSb	InAs	In <sub>0.53</sub> Ga <sub>0.47</sub> As	GaAs
$k_S$	16.8	15.1	13.9	13.1
$N_C$ (cm <sup>-3</sup> )	$4.2 \times 10^{16}$	$8.7 \times 10^{16}$	$2.8 \times 10^{17}$	$4.7 \times 10^{17}$
$N_V$ (cm <sup>-3</sup> )	$7.3 \times 10^{18}$	$6.6 \times 10^{18}$	$6.0 \times 10^{18}$	$7.0 \times 10^{18}$
$E_G$ (eV)	0.17	0.35	0.74	1.424
$m_e^*/m_0$	0.014	0.023	0.041	0.067
$\mu_n$ (cm <sup>2</sup> /V/s)	77000	25000	7000	4000
$\mu_p$ (cm <sup>2</sup> /V/s)	850	500	300	250
$v_{SAT}$ (m/s)	$5 \times 10^7$	$4 \times 10^7$	$7 \times 10^6$	$8 \times 10^6$
Parameters	InP	GaN <sup>a)</sup>	Ge	Si
$\epsilon_r$	12.6	8.9	16.2	11.9
$N_C$ (cm <sup>-3</sup> )	$5.8 \times 10^{17}$	$2.3 \times 10^{18}$	$1.0 \times 10^{19}$	$2.8 \times 10^{19}$
$N_V$ (cm <sup>-3</sup> )	$1.0 \times 10^{19}$	$4.6 \times 10^{19}$	$5.0 \times 10^{18}$	$1.0 \times 10^{19}$
$E_G$ (eV)	1.35	3.4	0.66	1.12 <sup>b)</sup>
$m_e^*/m_0$	0.078	0.2	0.082	0.26
$\mu_n$ (cm <sup>2</sup> /V/s)	3200	1000	3900	800
$\mu_p$ (cm <sup>2</sup> /V/s)	150	30	1900	400
$v_{SAT}$ (m/s)	$1.5 \times 10^7$	$2.5 \times 10^7$	$1 \times 10^7$	$8 \times 10^6$

a) wurtzite crystal structure b) indirect bandgap

**Table 1.1:** Material parameters for common III-V semiconductors, germanium and silicon at room temperature.

reported by Becke and White at the Radio Corporation of America [44]. Working under depletion mode and with pyrolytic deposited SiO<sub>2</sub> as gate dielectric, the devices were successfully operated up to a few megahertz, despite the existence of a large number of interface traps. Although the native oxide of silicon — SiO<sub>2</sub> works as an excellent gate dielectric for silicon MOSFET, the native oxides for III-V materials are usually a complex mixture of cationic and anionic oxides, which are usually not stable and leaky, have a large amount of defects and create significant surface states on the oxide-semiconductor interface. Various approaches to grow native oxides on GaAs, including thermal oxidation, wet-chemical anodization, DC and



RF plasma oxidation, laser-assisted oxidation, vacuum ultraviolet photochemical oxidation and photowash oxidation have been studied and proved to be non-feasible [45]. On the other hand, a variety of deposited oxides have been investigated as well, including pyrolytically deposited silicon dioxide, silicon nitride, silicon oxynitride and aluminum oxide [45]. It was soon realized that high temperature deposition processes boost the chemical reaction between GaAs and oxygen to form native oxide and vacancies, degrading semiconductor-oxide interface. Later, plasma-enhanced deposition was introduced to reduce the process temperature. However, additional defects at the interface were introduced by plasma induction [45].

While researchers were struggling to find a proper gate dielectric for III-V semiconductor, the discovery of mobility enhancement of a modulation-doped heterojunction superlattice by Bell Laboratories led to the invention of an important type of device — high-electron-mobility transistor (HEMT) by Fujitsu in 1980 [42]. As discussed in the previous section, electrons traveling in the quantum well near the heterojunction interface are free from Coulomb-scattering and therefore can achieve a much higher mobility [46]. HEMTs have become more and more important in many areas such as communication, radar and military systems. However, the high leakage current from the Schottky gate prevents them from a very large scale integration. The research on HEMTs for future logic application is still currently ongoing and HEMTs with different channel materials such as In-rich InGaAs [20,21], InAs [22, 23] and InSb [24, 25] have been experimented and benchmarked for logic applications [47].

In the late 1980s, the Bell Laboratories discovered that sulfur passivation could provide excellent electronic properties for GaAs substrate, which stimulated another cycle of research for suitable dielectrics on GaAs. Later in 1995, MOS structures with low interface traps ( $D_{it}$ ) on GaAs substrate were reported by Passlack and Hong at the Bell Laboratories. The MOS structure used  $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$  as the gate dielectric which was deposited by electron-beam evaporation from single-crystal  $\text{Ga}_5\text{Gd}_3\text{O}_{12}$  in an ultrahigh-vacuum MBE system. Based on this finding, many new devices, including the GaAs depletion-mode and enhancement-mode MOSFETs, GaAs complementary MOSFETs, InGaAs enhancement mode MOSFETs and GaAs power MOSFETs were demonstrated [45].

### 1.2.2 Recent Advances of III-V MOSFETs

The intensive research and development activities for high- $\kappa$  materials on silicon MOSFETs in the mid-1990s and 2000s brought new directions to III-V research. The use of atomic layer deposition (ALD) for high- $\kappa$  gate dielectric on III-V substrate has offered new approaches to achieve a high quality interface. Starting from 2001, Ye and Wilk at Bell Laboratories or later Agere Systems demonstrated a series of depletion-mode MOSFETs with ALD  $\text{Al}_2\text{O}_3$  gate dielectric on GaAs and InGaAs substrates [45]. Later, Ye's group at Purdue University continued to integrate ALD gate dielectric with other III-V substrates such as InP [48, 49] and GaN [50]. High-performance enhancement-mode inversion-type InGaAs MOSFETs with a record-breaking drive current were also reported by Ye's group [28, 29]. The scalability of

InGaAs MOSFETs to deep submicron level has been studied as well [30]. The ability of ALD process to unpin the Fermi-level in III-V semiconductors has generated great interest in academia and industry. Many researchers are now working in this direction.

On the other hand, in terms of device design, to increase the gate control of channel and reduce short channel effect, 3D structures, such as FinFET demonstrated for silicon MOSFETs, have also been experimented on III-V substrates, showing an improved electrostatics [38, 51]. Furthermore, substrate orientation plays an important roles in device performance. For example, researchers have shown that the Fermi level is only unpinned on GaAs (111)A surface [52]. Also, InGaAs MOSFETs are reported to have a higher electron mobility on (111)A substrate than that on a (100) substrate [53].

After the successful demonstration of III-V MOSFETs, researchers started to experiment integrating III-V MOSFETs on silicon substrate [39, 54, 55]. Although this technology still faces a lot of challenges, III-Vs MOSFETs are seriously knocking on the door of the CMOS road map.

### 1.3 Scope of the Dissertation

This dissertation focuses on understanding device performance of  $\text{Al}_2\text{O}_3/\text{In}_x\text{Ga}_{1-x}\text{As}$  ( $x = 0.53, 0.65$  or  $0.75$ ) MOSFETs through electrical characterizations. Chapter 2 discusses the characterization of interface traps using charge pumping technique. The interface trap density is extracted and its property

is discussed. Chapter 3 presents the analysis of electron mobility in terms of scattering by oxide charge as well as interface charge and roughness. Based on the knowledge of Chapter 2 and Chapter 3, the transfer characteristics under low drain bias have been simulated and compared with measurements. Chapter 4 discusses the reverse junction leakage current. By breaking down the leakage current to diffusion, generation, and tunneling currents, a model has been extracted and compared to measurements. Chapter 5 presents the conclusion of this dissertation and recommends future research.

## References

- [1] “International technology roadmap for semiconductors: 2010 update overview,” Tech. Rep., 2010. [Online]. Available: [http://www.itrs.net/Links/2010ITRS/2010Update/ToPost/2010\\_Update\\_Overview.pdf](http://www.itrs.net/Links/2010ITRS/2010Update/ToPost/2010_Update_Overview.pdf)
- [2] S. J. Tans, A. R. M. Verschueren, and C. Dekker, “Room-temperature transistor based on a single carbon nanotube,” *Nature*, vol. 393, no. 6680, pp. 49–52, May 1998.
- [3] A. Bachtold, P. Hadley, T. Nakanishi, and C. Dekker, “Logic circuits with carbon nanotube transistors,” *Science*, vol. 294, no. 5545, pp. 1317–1320, Nov. 2001.
- [4] A. Javey, J. Guo, Q. Wang, M. Lundstrom, and H. J. Dai, “Ballistic carbon nanotube field-effect transistors,” *Nature*, vol. 424, no. 6949, pp. 654–657, Aug. 2003.
- [5] S.-J. Han, J. Chang, A. D. Franklin, A. A. Bol, R. Loesing, D. Guo, G. S. Tulevski, W. Haensch, and Z. Chen, “Wafer scale fabrication of carbon nanotube FETs with embedded poly-gates,” in *IEDM Tech. Dig.*, 2010.
- [6] Y. Chai, A. Hazeghi, K. Takei, H.-Y. Chen, P. C. H. Chan, A. Javey, and H.-S. P. Wong, “Graphitic interfacial layer to carbon nanotube for low electrical contact resistance,” in *IEDM Tech. Dig.*, 2010.

- [7] Y. Cui, Z. H. Zhong, D. L. Wang, W. U. Wang, and C. M. Lieber, “High performance silicon nanowire field effect transistors,” *Nano Lett.*, vol. 3, no. 2, pp. 149–152, Feb. 2003.
- [8] Y. Cui, X. F. Duan, J. T. Hu, and C. M. Lieber, “Doping and electrical transport in silicon nanowires,” *J. Phys. Chem. B*, vol. 104, no. 22, pp. 5213–5216, Jun. 2000.
- [9] M. Luisier and G. Klimeck, “Phonon-limited mobility and injection velocity in n- and p-doped ultrascaled nanowire field effect transistors with different crystal orientations,” in *IEDM Tech. Dig.*, 2010.
- [10] J.-W. Yu, Y.-R. Wu, J.-J. Huang, and L.-H. Peng, “100GHz depletion-mode Ga<sub>2</sub>O<sub>3</sub>/GaN single nanowire MOSFET by photo-enhanced chemical oxidation method,” in *IEDM Tech. Dig.*, 2010.
- [11] M. Saitoh, Y. Nakabayashi, K. Ota, K. Uchida, and T. Numata, “Understanding of short-channel mobility in tri-gate nanowire MOSFETs and enhanced stress memorization technique for performance improvement,” in *IEDM Tech. Dig.*, 2010.
- [12] K. Tachi, M. Cass, S. Barraud, C. Dupr, A. Hubert, N. Vulliet, M. E. Faivre, C. Vizioz, C. Carabasse, V. Delaye, J. M. Hartmann, H. Iwai, S. Cristoloveanu, O. Faynot, and T. Ernst, “Experimental study on carrier transport limiting phenomena in 10 nm width nanowire CMOS transistors,” in *IEDM Tech. Dig.*, 2010.

- [13] Y. M. Lin, C. Dimitrakopoulos, K. A. Jenkins, D. B. Farmer, H. Y. Chiu, A. Grill, and P. Avouris, “100-GHz transistors from wafer-scale epitaxial graphene,” *Science*, vol. 327, no. 5966, pp. 662–662, Feb. 2010.
- [14] L. Liao, Y.-C. Lin, M. Bao, R. Cheng, J. Bai, Y. Liu, Y. Qu, K. L. Wang, Y. Huang, and X. Duan, “High-speed graphene transistors with a self-aligned nanowire gate,” *Nature*, vol. 467, no. 7313, pp. 305–308, Sep. 2010.
- [15] X. Yang, G. Liu, A. A. Balandin, and K. Mohanram, “Triple-mode single-transistor graphene amplifier and its applications,” *Acs Nano*, vol. 4, no. 10, pp. 5532–5538, Oct. 2010.
- [16] Y. Q. Wu, Y.-M. Lin, K. A. Jenkins, J. A. Ott, C. Dimitrakopoulos, D. B. Farmer, F. Xia, A. Grill, D. A. Antoniadis, and P. Avouris, “RF performance of short channel graphene field-effect transistor,” in *IEDM Tech. Dig.*, 2010.
- [17] P. Avouris, Y.-M. Lin, F. Xia, D. B. Farmer, Y. Wu, T. Mueller, K. Jenkins, C. Dimitrakopoulos, and A. Grill, “Graphene-based fast electronics and optoelectronics,” in *IEDM Tech. Dig.*, 2010.
- [18] I. Meric, C. Dean, A. Young, J. Hone, P. Kim, and K. L. Shepard, “Graphene field-effect transistors based on boron nitride gate dielectrics,” in *IEDM Tech. Dig.*, 2010.

- [19] J. Lee, H.-J. Chung, H. Shin, J. Heo, H. Yang, S.-H. Lee, S. Seo, J. Shin, U.-I. Chung, I. Yoo, and K. Kim, “RF performance of pre-patterned locally-embedded-back-gate graphene device,” in *IEDM Tech. Dig.*, 2010.
- [20] J. A. del Alamo and D.-H. Kim, “Beyond CMOS: Logic suitability of InGaAs HEMTs,” in *Tech. Dig. IPRM 2007*, 2007, pp. 51–54.
- [21] D.-H. Kim, J. A. del Alamo, J.-H. Lee, and K.-S. Seo, “Logic suitability of 50-nm  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  HEMTs for beyond-CMOS applications,” *IEEE Trans. Electron. Devices*, vol. 54, no. 10, pp. 2606–2613, 2007.
- [22] D.-H. Kim and J. A. del Alamo, “Logic performance of 40 nm InAs HEMTs,” in *IEDM Tech. Dig.*, 2007, pp. 629–632.
- [23] D.-H. Kim and J. A. del Alamo, “30 nm E-mode InAs PHEMTs for THz and future logic applications,” in *IEDM Tech. Dig.*, 2008.
- [24] T. Ashley, A. B. Dean, C. T. Elliott, R. Jefferies, F. Khaleque, and T. J. Phillips, “High-speed, low-power InSb transistors,” in *IEDM Tech. Dig.*, 1997, pp. 751–754.
- [25] T. Ashley, A. R. Barnes, L. Buckle, S. Datta, A. B. Dean, M. T. Emery, M. Fearn, D. G. Hayes, K. P. Hilton, R. Jefferies, T. Martin, K. J. Nash, T. J. Phillips, W. A. Tang, P. J. Wilding, and R. Chau, “Novel InSb-based quantum well transistors for ultra-high speed, low power logic applications,” in *Proc. ICSICT*, vol. 3, 2004, pp. 2253–2256.



- [26] P. Zimmerman, G. Nicholas, B. D. Jaeger, B. Kaczer, A. Stesmans, L.-A. Ragnarsson, D. P. Brunco, F. E. Leys, M. Caymax, G. Winderickx, K. Opsomer, M. Meuris, and M. M. Heyns, “High performance Ge pMOS devices using a Si-compatible process flow,” in *IEDM Tech. Dig.*, 2006.
- [27] C. O. Chui, H. Kim, D. Chi, B. B. Triplett, P. C. McIntyre, and K. C. Saraswat, “A sub-400°C germanium MOSFET technology with high- $\kappa$  dielectric and metal gate,” in *IEDM Tech. Dig.*, 2002, pp. 437–440.
- [28] Y. Xuan, T. Shen, M. Xu, Y. Q. Wu, and P. D. Ye, “High-performance surface channel In-rich  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$  MOSFETs with ALD high-k as gate dielectric,” in *IEDM Tech. Dig.*, Dec. 2008.
- [29] Y. Xuan, Y. Q. Wu, and P. D. Ye, “High-performance inversion-type enhancement-mode InGaAs MOSFET with maximum drain current exceeding 1 A/mm,” *IEEE Electron Device Lett.*, vol. 29, no. 4, pp. 294–296, Apr. 2008.
- [30] Y. Q. Wu, W. K. Wang, O. Koybasi, D. N. Zakharov, E. A. Stach, S. Nakahara, J. C. M. Hwang, and P. D. Ye, “0.8-V supply voltage deep-submicrometer inversion-mode  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$  MOSFET,” *IEEE Electron Device Lett.*, vol. 30, no. 7, pp. 700–702, Jul. 2009.
- [31] N. Goel, D. Heh, S. Kovesnikov, I. Ok, S. Oktyabrsky, V. Tokranov, R. Kambhampati, M. Yakimov, Y. Sun, P. Pianetta, C. K. Gaspe, M. B. Santos, J. Lee,

- S. Datta, P. Majhi, and W. Tsai, "Addressing the gate stack challenge for high mobility  $\text{In}_x\text{Ga}_{1-x}\text{As}$  channels for NFETs," in *IEDM Tech. Dig.*, Dec. 2008.
- [32] Y. Sun, E. W. Kiewra, J. P. de Souza, J. J. Bucchignano, K. E. Fogel, D. K. Sadana, and G. G. Shahidi, "Scaling of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  buried-channel MOS-FETs," in *IEDM Tech. Dig.*, Dec. 2008.
- [33] J. Q. Lin, S. J. Lee, H. J. Oh, G. Q. Lo, D. L. Kwong, and D. Z. Chi, "Inversion-mode self-aligned n-channel metal-oxide-semiconductor field-effect transistor with  $\text{HfAlO}$  gate dielectric and  $\text{TaN}$  metal gate," *IEEE Electron Device Lett.*, vol. 29, no. 9, pp. 977–980, Sep. 2008.
- [34] D. Shahrjerdi, T. Rotter, G. Balakrishnan, D. Huffaker, E. Tutuc, and S. K. Banerjee, "Fabrication of self-aligned enhancement-mode  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOS-FETs with  $\text{TaN}/\text{HfO}_2/\text{AlN}$  gate stack," *IEEE Electron Device Lett.*, vol. 29, no. 6, pp. 557–560, Jun. 2008.
- [35] A. M. Sonnet, C. L. Hinkle, M. N. Jivani, R. A. Chapman, G. P. Pollack, R. M. Wallace, and E. M. Vogel, "Performance enhancement of n-channel inversion type  $\text{In}_x\text{Ga}_{1-x}\text{As}$  metal-oxide-semiconductor field effect transistor using ex-situ deposited thin amorphous silicon layer," *Appl. Phys. Lett.*, vol. 93, no. 12, p. 122109, Sep. 2008.
- [36] H. Zhao, F. Zhu, Y.-T. Chen, J. H. Yum, Y. Wang, and J. C. Lee, "Effect of channel doping concentration and thickness on device performance

- for  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  metal-oxide-semiconductor transistors with atomic-layer-deposited  $\text{Al}_2\text{O}_3$  dielectrics,” *Appl. Phys. Lett.*, vol. 94, no. 9, p. 093505, Mar. 2009.
- [37] Y. Q. Wu, M. Xu, R. S. Wang, O. Koybasi, and P. D. Ye, “High performance deep-submicron inversion-mode InGaAs MOSFETs with maximum  $G_m$  exceeding  $1.1 \text{ mS}/\mu\text{m}$ : new HBr pretreatment and channel engineering,” in *IEDM Tech. Dig.*, Dec. 2009, pp. 323–326.
- [38] Y. Q. Wu, R. S. Wang, T. Shen, J. J. Gu, and P. D. Ye, “First experimental demonstration of 100 nm inversion-mode InGaAs FinFET through damage-free sidewall etching,” in *IEDM Tech. Dig.*, Dec. 2009, pp. 331–334.
- [39] M. Yokoyama, R. Iida, S. H. Kim, N. Taoka, Y. Urabe, T. Yasuda, H. Takagi, H. Yamada, N. Fukuhara, M. Hata, M. Sugiyama, Y. Nakano, M. Takenaka, and S. Takagi, “Extremely-thin-body InGaAs-on-insulator MOSFETs on Si fabricated by direct wafer bonding,” in *IEDM Tech. Dig.*, 2010.
- [40] S. Montanari, “Fabrication and characterization of planar gunn diodes for monolithic microwave integrated circuits,” Ph.D. dissertation, Institut für Schichten und Grenzflächen, 2003.
- [41] S. M. Sze and K. K. Ng, *Physics of semiconductor devices*, 3rd ed. Wiley-Blackwell, 2007.

- [42] T. Mimura, S. Hiyamizu, T. Fujii, and K. Nanbu, "A new field-effect transistor with selectively doped GaAs-N-Al<sub>x</sub>Ga<sub>1-x</sub>As heterojunctions," *Jpn. J. Appl. Phys.*, vol. 19, no. 5, pp. L225–L227, 1980.
- [43] D. Kahng, "Electric field controlled semiconductor device," U.S. Patent 3 102 230, 1963.
- [44] H. Becke, R. Hall, and J. White, "Gallium arsenide MOS transistors," *Solid-State Electron.*, vol. 8, no. 10, pp. 813–818, 1965.
- [45] P. D. Ye, "Main determinants for III-V metal-oxide-semiconductor field-effect transistors," *J. Vac. Sci. Technol. A*, vol. 26, no. 4, pp. 697–704, Jul. 2008.
- [46] T. Mimura, "The early history of the high electron mobility transistor (HEMT)," *IEEE Trans. Microw. Theory and Tech.*, vol. 50, no. 3, pp. 780–782, Mar. 2002.
- [47] R. Chau, "Benchmarking nanotechnology for high-performance and low-power logic transistor applications," in *2004 4th IEEE Conf. Nanotechnology*, 2004, pp. 3–6.
- [48] Y. Q. Wu, M. Xu, Y. Xuan, P. D. Ye, J. Li, Z. Cheng, and A. Lochtefeld, "Inversion-type enhancement-mode InP MOSFETs with ALD high-K Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> as gate dielectrics," in *Proc. 17th Biennial UGIM*, 2008, pp. 49–52.
- [49] Y. Q. Wu, Y. Xuan, T. Shen, P. D. Ye, Z. Cheng, and A. Lochtefeld, "Enhancement-mode InP n-channel metal-oxide-semiconductor field-effect

- transistors with atomic-layer-deposited  $\text{Al}_2\text{O}_3$  dielectrics,” *Appl. Phys. Lett.*, vol. 91, no. 2, p. 022108, Jul. 2007.
- [50] Y. Wu, P. Ye, G. Wilk, and B. Yang, “GaN metal-oxide-semiconductor field-effect-transistor with atomic layer deposited  $\text{Al}_2\text{O}_3$  as gate dielectric,” *Mater. Sci. Eng. B*, vol. 135, no. 3, pp. 282–284, 2006.
- [51] M. Radosavljevic, G. Dewey, J. M. Fastenau, J. Kavalieros, R. Kotlyar, B. Chu-Kung, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, N. Mukherjee, L. Pan, R. Pillarisetty, W. Rachmady, U. Shah, and R. Chau, “Non-planar, multi-gate ingaas quantum well field effect transistors with high-k gate dielectric and ultra-scaled gate-to-drain/gate-to-source separation for low power logic applications,” in *IEDM Tech. Dig.*, 2010.
- [52] M. Xu, K. Xu, R. Contreras, M. Milojevic, T. Shen, O. Koybasi, Y. Q. Wu, R. M. Wallace, and P. D. Ye, “New insight into Fermi-level unpinning on GaAs: Impact of different surface orientations,” in *IEDM Tech. Dig.*, 2009.
- [53] M. Hata, M. Deura, M. Sugiyama, M. Takenaka, and S. Takagi, “High electron mobility metal-insulator-semiconductor field-effect transistors fabricated on (111)-oriented InGaAs channels,” *Appl. Phys. Express*, vol. 2, pp. 121 101–1–121 101–3, 2009.
- [54] M. Radosavljevic, B. Chu-Kung, S. Corcoran, G. Dewey, M. K. Hudait, J. M. Fastenau, J. Kavalieros, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, N. Mukherjee, W. Rachmady, U. Shah, and R. Chau, “Advanced high-K gate

- dielectric for high-performance short-channel  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  quantum well field effect transistors on silicon substrate for low power logic applications,” in *IEDM Tech. Dig.*, 2009.
- [55] M. Deura, T. Hoshii, T. Yamamoto, Y. Ikuhara, M. Takenaka, S. Takagi, Y. Nakano, and M. Sugiyama, “Dislocation-free InGaAs on Si (111) using micro-channel selective-area metalorganic vapor phase epitaxy,” *Appl. Phys. Express*, vol. 2, no. 1, p. 1101, 2009.

## Chapter 2

# Interface Characterization of InGaAs MOSFETs

Researchers have been trying to improve the quality of the interface between gate dielectric and III-V semiconductor for over four decades. A good understanding of the interface states is very important in explaining device operation as well as in device modeling. Since the interface between gate dielectric and III-V semiconductor usually has a much higher interface trap density, some of these techniques (e.g. the conductance method), which work nicely with silicon MOSFETs, will have large errors or need extra efforts when used on III-V MOSFETs. The charge pumping technique, based on the direct measurement of recombination current of interface traps, is the most sensitive and reliable tool to characterize interface trap properties of MOSFETs on various substrates. In this chapter, InGaAs MOSFETs will be introduced and charge pumping will be used to characterize their interface properties.

The results will also be briefly compared with the subthreshold slope technique.


## 2.1 InGaAs MOSFETs Under Study

### 2.1.1 Device Structure and Fabrication Process

Figure 2.1 illustrates the structure of the  $\text{In}_x\text{Ga}_{1-x}\text{As}$  MOSFETs used in this study. A 500-nm layer of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$   $p$ -doped to  $4 \times 10^{17}\text{cm}^{-3}$ , a 300-nm layer of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$   $p$ -doped to  $1 \times 10^{17}\text{cm}^{-3}$ , and a 15- to 20-nm layer of  $\text{In}_x\text{Ga}_{1-x}\text{As}$  ( $x = 0.53, 0.65$  or  $0.75$ )  $p$ -doped to  $1 \times 10^{17}\text{cm}^{-3}$  were sequentially grown on  $p^+$ -doped InP substrates by molecular beam epitaxy (MBE). An 8- to 10-nm layer of  $\text{Al}_2\text{O}_3$  with a dielectric constant  $k_{\text{OX}}$  of 9 was then formed on top of the  $\text{In}_x\text{Ga}_{1-x}\text{As}$  by atomic layer deposition (ALD) as the gate oxide. The gate was metalized with evaporated Ni and Au. Although only  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  is lattice-matched to InP (see Figure 1.2), the channel layer is pushed to  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$  which is at the limit of pseudomorphic growth to achieve higher electron mobility, because the bulk electron mobility increases with indium mole fraction [1]. Compared to HEMTs, these InGaAs MOSFETs with a gate dielectric can significantly reduce the gate leakage current and therefore reduce the DC power consumption.

The fabrication process starts with surface degreasing and ammonia-based native oxide etching. The wafers were then transferred to an ASM F-120 ALD reactor via room ambient. A 30-nm thick  $\text{Al}_2\text{O}_3$  encapsulation layer was deposited at a substrate temperature of 300 °C. Source and drain regions were implanted with a





**Figure 2.1:** Bulk electron mobility of common III-V semiconductors.


silicon dose of  $1 \times 10^{14} \text{ cm}^{-2}$  at 30 keV and 80 keV through the Al<sub>2</sub>O<sub>3</sub> encapsulation layer and then activated by rapid thermal annealing (RTA) at 700–800 °C for 10 seconds in a N<sub>2</sub> ambient. After removing the encapsulation layer, buffered oxide etching (BOE) and a surface treatment with ammonia sulfide, an 8- to 10-nm Al<sub>2</sub>O<sub>3</sub> was regrown with ALD as the gate dielectric, followed by 400–600 °C post deposition annealing. Then the source and drain contacts were formed with an electron beam evaporation of AuGe, Ni and Au and defined by a lift-off process. After an RTA at 400 °C for 30 seconds in N<sub>2</sub> ambient, the gate electrode was deposited by electron beam evaporation of Ni and Au [2].

## 2.1.2 Device Characteristics


Figure 2.2 shows typical current-voltage characteristics of the  $\text{In}_x\text{Ga}_{1-x}\text{As}$  MOS-FETs with a gate width  $W$  of 100  $\mu\text{m}$  and a gate length  $L$  of 4  $\mu\text{m}$  at room temperature. All measurements are performed on-wafer by using an Agilent 4156C Precision Semiconductor Parameter Analyzer and a Cascade Summit 12000 Probe Station with a microchamber ambient enclosure with a 0.1  $^\circ\text{C}$  temperature control.

We observe that both the maximum drain-source current and transconductance increase with an increase in the indium mole fraction  $x$ . One reason is that both the low-field electron mobility and saturation velocity increase with increasing indium mole fraction [3, 4], because of the decreasing electron effective mass. Also, the bandgap energy  $E_G$  is proportional to the indium mole fraction, which means the InGaAs channel with higher indium mole fraction requires smaller surface potential (band-bending or the Fermi-level movement) to reach the same density of inversion charges. On the other hand, a smaller  $E_G$  means a higher junction leakage current, which will be discussed in Chapter 4.


The gate leakage current is less than 10 nA or  $2.5 \times 10^{-3}$  A/cm<sup>2</sup> for all devices in the bias range under test. The subthreshold swings are about 210 mV/decade, 160 mV/decade, and 170 mV/decade for  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ ,  $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ , and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs, respectively. The relative large subthreshold swing is due to high interface trap density and will be discussed in the next section.



(a)



(b)



(c)


**Figure 2.2:** (a) (b) Transfer characteristics and (c) output characteristics of  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$  ( $\square$ ),  $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$  ( $\circ$ ), and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  ( $\triangle$ ) MOSFETs with a gate width  $W$  of  $100\ \mu\text{m}$  and a gate length  $L$  of  $4\ \mu\text{m}$  at room temperature. The transfer characteristics are measured at drain-source voltages  $V_{\text{DS}}$  of  $0.05\ \text{V}$  and  $1.5\ \text{V}$ . The output characteristics are measured at gate-source voltages  $V_{\text{GS}}$  of  $-0.75\ \text{V}$  to  $1\ \text{V}$  for  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ ,  $-0.25\ \text{V}$  to  $1.5\ \text{V}$  for  $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ , and  $0.25\ \text{V}$  to  $2\ \text{V}$  for  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  with a  $0.25\ \text{V}$  step size.

## 2.2 Interface Characterization Techniques

### 2.2.1 Charge Pumping

Alternative substrates are known to have a poorer quality of insulator-semiconductor interface, usually with an interface trap density of  $10^{12}$ – $10^{13}\ \text{cm}^{-2}\text{eV}^{-1}$ . The techniques which have worked reliably for silicon MOSFETs for years may easily be

misinterpreted on alternative substrates. For example, if the interface trap capacitance  $C_{it} = q^2 D_{it}$  is larger than the oxide capacitance  $C_{OX}$ ,  $C_{it}$  will dominate the MOS admittance and the conductance  $G_P$  is not sensitive to variations of interface trap density as shown in Figure 2.3. Therefore,  $D_{it}$  can be underestimated [5]. In this case, the conductance method is not suitable for  $D_{it}$  extraction.




**Figure 2.3:** The quantity, the parallel conductance divided by the angular frequency  $G_P/\omega$ , used in the conductance method is no longer sensitive to  $D_{it}$  after  $C_{it}$  is larger than  $C_{OX}$  [5].

Proposed by Brugler and Jespers [6], the charge pumping method has become the most reliable and sensitive tool to measure interface trap density on small-geometry silicon MOSFETs, and is still effective on alternative substrates [7–9]. It can measure  $D_{it}$  in the order of  $10^9 \text{ cm}^{-2}\text{eV}^{-1}$  or even lower, determine energy

distribution of interface traps, provide information on spatial location of interface trap formation, and measure oxide bulk traps in  $\text{SiO}_2$  or high- $\kappa$  gate stacks [10].


As shown in Figure 2.4, the charge pumping measurement is performed by applying a varying gate voltage and measuring charge pumping current ( $I_{CP}$ ) from the source and drain or from the substrate. Source and drain are tied together to a slightly reverse biased voltage or just ground and the substrate is grounded. The



**Figure 2.4:** A charge pumping test setup.

applied gate voltage can be sinusoidal, square, trapezoidal or triangular as long as it can bring the MOSFET to accumulation and inversion back and forth. Usually

a square or trapezoidal waveform is used as shown in Figure 2.5(a), where the high level ( $V_{GH}$ ), low level ( $V_{GL}$ ), amplitude ( $\Delta V_G$ ), rise time ( $t_R$ ), fall time ( $t_F$ ), pulse period ( $T$ ), and pulse frequency ( $f$ ) are also defined. The measurement scheme can be variable-amplitude by keeping the base voltage constant at accumulation and sweeping pulse amplitude into inversion or variable-base by keeping the pulse amplitude constant and sweeping the base voltage from accumulation to inversion shown in Figure 2.5(b) and (c). In either case, a maximum  $I_{CP}$  will be measured when  $V_{GL}$  is smaller than the flat-band voltage  $V_{FB}$  while  $V_{GH}$  is larger than the threshold voltage  $V_T$ .



**Figure 2.5:** (a) Square or trapezoidal waveform used in charge pumping measurement. The pulsing scheme in variable-amplitude charge pumping (b) and variable-base charge pumping (c).

When a MOSFET is switched from inversion to accumulation, the minority carriers in the inversion layer drift to source and drain and those trapped in the interface traps near the band edge are thermally emitted. However, a large part of

the trapped minority carriers on the interface traps deeper in the band gap remains there because they do not have enough time to be emitted. Once the barrier to majority carriers is reduced, the majority carriers, which come from the substrate, will flow to the surface, recombine with minority carriers trapped on the interface traps and finally fill the traps. The inverse process happens when the MOSFET is switched from accumulation to inversion. Most of the majority carriers flow back to the substrate, leaving those trapped in the interface traps. The minority carriers coming from the source and drain, recombine with the trapped majority carriers and fill the interface traps again. The recombination process continues as the MOSFET is switching back and forth, generating a charge pumping current  $I_{CP}$  proportional to  $D_{it}$ .

Charge pumping current is a result of electron-hole recombination at interface or near-interface traps. But the actual measured current may come from two other sources, gate leakage current and the geometric component. For MOSFETs with thin oxides and low interface traps, gate leakage current can easily surpass charge pumping current and should be subtracted from measured  $I_{CP}$ . The geometric component is due to excess minority carriers in the inversion layer unable to be collected by source and drain. Normally, when the gate is pulsed from inversion to accumulation, free minority carriers flow back to source and drain. If this process cannot be completed before majority carriers from the substrate arrive at the surface, for example, due to low mobility [11] or a very long channel length [12], then the remaining free minority carriers will recombine with majority carriers at the surface,




contributing to  $I_{\text{CP}}$ . In the present InGaAs MOSFET, the gate contact pad is built on top of the same  $p$ -doped InGaAs layers and InP substrate as the gate itself without any isolation. Thus the inversion charges coming from the source and drain can travel all the way to the area underneath the gate pad and recombine with majority carriers, giving rise to a high geometric component of charge pumping current. This geometric component is strongly dependent on the falling time of gate pulse and can be mistakenly interpreted as a higher  $D_{\text{it}}$  existing in the upper bandgap [13] and, therefore, must be eliminated. This is confirmed by a near-zero interception of the linear fitting line of measured  $I_{\text{CP}}$  after the gate contact pads are physically scribed off as shown in Figure 2.6. All charge pumping measurements discussed later are performed on devices without gate contact pads, by directly probing the effective gate electrodes.

The maximum  $I_{\text{CP}}$  is given by [14]

$$I_{\text{CP}} = 2q\overline{D_{\text{it}}}fA_{\text{G}}k_{\text{B}}T \ln \left( v_{\text{th}}n_{\text{i}}\sqrt{\sigma_{\text{n}}\sigma_{\text{p}}}\frac{|V_{\text{FB}} - V_{\text{T}}|}{|\Delta V_{\text{G}}|}\sqrt{t_{\text{F}}t_{\text{R}}} \right) \quad (2.1)$$

where  $A_{\text{G}}$  is the gate area,  $k_{\text{B}}$  is the Boltzmann's constant,  $T$  is the ambient temperature,  $v_{\text{th}}$  is the thermal velocity,  $n_{\text{i}}$  is the intrinsic carrier concentration,  $\sigma_{\text{n}}$  and  $\sigma_{\text{p}}$  are electron and hole capture cross-sections. The average interface trap density  $\overline{D_{\text{it}}}$  can be calculated from Equation (2.1).



To extract the energy distribution of  $D_{\text{it}}$ , the energy range of interface traps involved in the recombination process needs to be scanned. It can be achieved by sweeping  $t_{\text{R}}$  and  $t_{\text{F}}$  independently in the trapezoidal waveform applied to the






**Figure 2.6:** Maximum  $I_{CP}$  from variable-amplitude measurement on  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$  MOSFETs with different gate lengths before and after their gate contact pads are scribed off.

gate electrode. Figure 2.7 shows the measured  $I_{CP}$  by variable-base charge pumping method on  $\text{In}_x\text{Ga}_{1-x}\text{As}$  MOSFETs at both room temperature and  $-50\text{ }^\circ\text{C}$ . The charge-pumping measurement was performed by using an Agilent 4156C Precision Semiconductor Parameter Analyzer with an Agilent 41501B Pulse Generator Expander. During the charge-pumping measurement, the 41501B generates gate voltage pulses while the 4156C measures the  $I_{CP}$  from the source and drain.

In this case, the maximum  $I_{CP}$  is proportional to the amount of interface traps









**Figure 2.7:** Variable-base charge pumping current of (a) (b) 2- $\mu\text{m}$ -gate-length  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ , (c) (d) 8- $\mu\text{m}$ -gate-length  $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ , and (e) (f) 2- $\mu\text{m}$ -gate-length  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs with different (a) (c) (e)  $t_R$  and (b) (d) (f)  $t_F$  at  $25^\circ\text{C}$  and  $-50^\circ\text{C}$ .  $t_R$  ( $t_F$ ) is varied from 0.1  $\mu\text{s}$ , 0.4  $\mu\text{s}$ , 0.6  $\mu\text{s}$ , 1.3  $\mu\text{s}$ , 3.8  $\mu\text{s}$ , 6.3  $\mu\text{s}$  to 12.5  $\mu\text{s}$  (from the top curve to the bottom curve) when  $t_F$  ( $t_R$ ) is fixed at 1.3  $\mu\text{s}$ .  $f=50\text{ kHz}$ ,  $\Delta V_G=2\text{ V}$ ,  $W=200\text{ }\mu\text{m}$ .


located within the electron and hole emission levels defined by  $t_R$  and  $t_F$  [14]

$$I_{CP} = qA_G f \int_{E_{EMH}}^{E_{EME}} D_{it}(E) dE \quad (2.2)$$

where  $E$  is the trap energy measured from the intrinsic Fermi-level  $E_I$ , while  $E_{EME}$  and  $E_{EMH}$  are calculated electron and hole emission levels. We adopted the emission-level charge pumping theory to calculate  $E_{EME}$  and  $E_{EMH}$  [10, 15]. The theory is widely used in interpreting charge pumping characteristic of silicon MOSFETs and has been validated for small bandgap semiconductor [9]. Figure 2.8 shows the calculated  $E_{EME}$  and  $E_{EMH}$  with a transition time range of 0.13  $\mu\text{s}$  to 13  $\mu\text{s}$  at 25  $^\circ\text{C}$  and  $-50$   $^\circ\text{C}$  for InGaAs MOSFET under test. The basic semiconductor parameters of  $\text{In}_x\text{Ga}_{1-x}\text{As}$  in [16] and a trap capture cross section of  $10^{-17} \text{ cm}^{-2}$  without energy or temperature dependence, are used in the calculation. Fermi-Dirac statistics must be used to calculate band-bending at the surface properly, because the Fermi-level can be within  $3k_B T$  of the conduction-band minimum due to the small bandgap of InGaAs. The thermal velocity is defined by  $\sqrt{3k_B T/m^*}$ , where  $m^*$  is the effective mass of the carrier whose capture process is considered. After  $E_{EME}$  and  $E_{EMH}$  are calculated, the energy distribution of  $D_{it}$  is extracted according to Equation (2.2) using measured peak  $I_{CP}$  values of Figure 2.7.

Figure 2.9 shows the extracted energy dependence of  $D_{it}$  with the trap energy level referred to the conduction band minimum  $E_C$ . The  $D_{it}$  distribution is very similar for different InGaAs channels. It can be seen that  $D_{it}$  is  $1\text{--}3 \times 10^{12} \text{ cm}^{-2}\text{eV}^{-1}$  near  $E_C$  and peaks at about  $3 \times 10^{13} \text{ cm}^{-2}\text{eV}^{-1}$  further down into the bandgap, and follows a Gaussian-like distribution. The majority of interface traps in InGaAs






**Figure 2.8:** Electron and hole emission levels referred to the intrinsic Fermi-level  $E_I$ , calculated with Fermi-Dirac statistics for (a)  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ , (b)  $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$ , and (c)  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs at room temperature (■),  $-50^\circ\text{C}$  (▲), and  $60^\circ\text{C}$  (●) ( $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  only).

MOSFETs have been identified as donors [17]. Figure 2.10 shows a classical calculation of inversion charge density assuming different levels of constant all-acceptor or all-donor  $D_{it}$  across the bandgap. It can be seen that the all-acceptor-trap assumption will significantly shift the threshold voltage in the positive direction when  $D_{it}$  is increasing, while in the all-donor-trap situation the shift is much less and can better reflect the measured device characteristics. In fact, from various measurement techniques, the charge neutral level  $E_0$  is found to be constant with respect to the vacuum





**Figure 2.9:** Interface trap densities  $D_{it}$  in  $\text{Al}_2\text{O}_3/\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$  ( $\square$ ),  $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$  ( $\circ$ ) and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  ( $\triangle$ ) MOSFETs measured by charge-pumping method across the bandgap. The trap energy is relative to the conduction band minimum  $E_C$ . The dashed lines show the Gaussian fit, while the solid lines show the levels fitted with the measured transfer characteristics, which will be discussed in Section 2.2.2.

level [18] and the interface traps are assumed to be donor-like (neutral when filled) below  $E_0$  and acceptor-like (negative when filled) above  $E_0$ . Based on this finding, it can be seen that the majority of interface traps are donor-type for indium-rich InGaAs metal-insulator-semiconductor structures. Even though the donor traps are neutralized upon inversion and do not affect the on-state performance of InGaAs




Figure 2.10: Calculated inversion charge density assuming different levels of constant all-acceptor or all-donor  $D_{it}$  across the bandgap.

MOSFETs such as threshold voltage and maximum drain current, they limit the off-state performance of InGaAs MOSFETs such as subthreshold slope, drain-induced barrier lowering, and on/off current ratio.

## 2.2.2 Subthreshold Current

Although charge pumping is a reliable technique to characterize interface traps, the subthreshold current method provides an easier alternative to evaluate  $D_{it}$ . It is especially helpful to quickly estimate interface degradation caused by stress.

Subthreshold current method relates the subthreshold swing of a MOSFET to  $D_{it}$ . The drain-source current  $I_{DS}$  of a MOSFET in subthreshold region is given by [19]

$$I_{DS} = I_{DS0} \exp \left[ \frac{q(V_{GS} - V_T)}{nk_B T} \right] \left[ 1 - \exp \left( -\frac{qV_{DS}}{k_B T} \right) \right] \quad (2.3)$$

where  $I_{DS0}$  is the scale current which depends on temperature, device dimension and channel doping,  $n$  is the ideality factor.

The subthreshold swing, defined by the gate-voltage swing needed to reduce the current by one decade, is

$$S = \frac{\partial V_{GS}}{\partial \log(I_{DS})} = \frac{\ln(10)nk_B T}{q} \quad (2.4)$$

where  $n = 1 + (C_B + C_{it})/C_{OX}$ ,  $C_B$  is the depletion capacitance,  $C_{it} = q^2 D_{it}$  is the interface trap capacitance and  $C_{OX}$  is the oxide capacitance.  $D_{it}$  can be calculated by

$$D_{it} = \frac{C_{OX}}{q^2} \left[ \frac{qS}{\ln(10)k_B T} - 1 \right] - \frac{C_B}{q^2} \quad (2.5)$$

In the InGaAs MOSFETs under study, the carrier quantization effect is considered. Instead of Equation (2.3), the drain-source current is calculated through a quantum mechanical analysis discussed in the next Chapter. The extracted  $D_{it}$  is also included in Figure 2.9 for comparison. It agrees well with the charge pumping data.

## References

- [1] D. Shahrjerdi, T. Rotter, G. Balakrishnan, D. Huffaker, E. Tutuc, and S. K. Banerjee, “Electron transport in direct-gap III-V ternary alloys,” *J. Phys. C*, vol. 14, no. 6, pp. 891–908, Feb. 1981.
- [2] Y. Xuan, T. Shen, M. Xu, Y. Q. Wu, and P. D. Ye, “High-performance surface channel In-rich  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$  MOSFETs with ALD high-k as gate dielectric,” in *IEDM Tech. Dig.*, Dec. 2008.
- [3] D. Chattopadhyay, S. K. Sutradhar, and B. R. Nag, “Electron-transport in direct-gap-III-V ternary alloys,” *J. Phys. C*, vol. 14, no. 6, pp. 891–908, 1981.
- [4] S. Adachi, *Physical Properties of III-V Semiconductor Compounds*. Wiley-VCH, 1992.
- [5] K. Martens, C. C. On, G. Brammertz, B. D. Jaeger, D. Kuzum, M. Meuris, M. Heyns, T. Krishnamohan, K. Saraswat, H. E. Maes, and G. Groeseneken, “On the correct extraction of interface trap density of MOS devices with high-mobility semiconductor substrates,” *IEEE Trans. Electron. Devices*, vol. 55, no. 2, pp. 547–556, Feb. 2008.
- [6] J. S. Brugler and P. G. A. Jespers, “Charge pumping in MOS devices,” *IEEE Trans. Electron. Devices*, vol. 16, no. 3, pp. 297–302, 1969.
- [7] T. Kobayashi, T. Ichikawa, and T. Sawai, “Surface state density distribution at an  $\text{Al}_2\text{O}_3$ -InP metal-insulator-semiconductor field-effect transistor measured by

- the charge pumping technique,” *Appl. Phys. Lett.*, vol. 49, no. 6, pp. 351–353, Aug. 1986.
- [8] J. Kim, R. Mehandru, B. Luo, F. Ren, B. P. Gila, A. H. Onstine, C. R. Abernathy, S. J. Pearton, and Y. Irokawa, “Charge pumping in  $\text{Sc}_2\text{O}_3/\text{GaN}$  gated MOS diodes,” *Electronics Lett.*, vol. 38, no. 16, pp. 920–921, Aug. 2002.
- [9] K. Martens, B. Kaczer, T. Grasser, B. D. Jaeger, M. Meuris, H. E. Maes, and G. Groeseneken, “Applicability of charge pumping on germanium MOSFETs,” *IEEE Electron Device Lett.*, vol. 29, no. 12, pp. 1364–1369, Dec. 2008.
- [10] G. Groeseneken, “Introduction to charge pumping and its applications,” in *Semicond. Interface Specialists Conf.*, Dec. 2008.
- [11] D. Okamoto, H. Yano, T. Hatayama, Y. Uraoka, and T. Fuyuki, “Analysis of anomalous charge-pumping characteristics on 4H-SiC MOSFETs,” *IEEE Trans. Electron. Devices*, vol. 55, no. 8, pp. 2013–2020, Aug. 2008.
- [12] G. V. den Bosch, G. Groeseneken, and H. E. Maes, “On the geometric component of charge-pumping current in MOSFETs,” *IEEE Electron Device Lett.*, vol. 14, no. 3, pp. 107–109, Mar. 1993.
- [13] R. E. Stahlbush, R. K. Lawrence, and W. Richards, “Geometric components of charge pumping current in SOS devices,” *IEEE Trans. Nucl. Sci.*, vol. 36, no. 6, pp. 1998–2005, Dec. 1989.

- [14] G. Groeseneken, H. E. Maes, N. Beltran, and R. F. D. Keersmaecker, "A reliable approach to charge-pumping measurements in MOS transistors," *IEEE Trans. Electron. Devices*, vol. 31, no. 1, pp. 42–53, Jan. 1984.
- [15] D. Bauza, "A general and reliable model for charge pumping-Part I: model and basic charge-pumping mechanisms," *IEEE Trans. Electron. Devices*, vol. 56, no. 1, pp. 70–77, Jan. 2009.
- [16] Y. A. Goldberg and N. M. Schmidt, *Gallium Indium Arsenide ( $Al_xIn_{1-x}As$ )*, ser. Handbook Series on Semiconductor Parameters. London: World Scientific, 1999, vol. 2, pp. 62–88.
- [17] D. Varghese, Y. Xuan, Y. Q. Wu, T. Shen, P. D. Ye, and M. A. Alam, "Multi-probe interface characterization of  $In_{0.65}Ga_{0.35}As/Al_2O_3$  MOSFET," in *IEDM Tech. Dig.*, Dec. 2008, pp. 379–382.
- [18] H. H. Wieder, "Surface and interface barriers of  $In_xGa_{1-x}As$  binary and ternary alloys," *J. Vac. Sci. Technol. B*, vol. 21, no. 4, pp. 1915–1919, 2003.
- [19] D. K. Schroder, *Semiconductor material and device characterization*, 2nd ed. Wiley-IEEE Press, 2006.

# Chapter 3

## Electron Mobility in InGaAs

### MOSFETs

Thanks to the relentless shrinking of MOSFET according to the Moore's law, modern integrated circuits based on silicon complementary metal-oxide-semiconductor technology (CMOS) can operate at a much higher speed with a reduced power consumption. As this shrinkage approaches the physical limit of silicon, alternative channel materials such as high-mobility III-V semiconductors have received increasing attention. However, high bulk mobility does not necessarily lead to high surface mobility in an inversion-mode MOSFET. With the recent demonstration of high-performance InGaAs MOSFETs [1–11] and mapping of interface traps across the bandgap of InGaAs [12], their current-voltage characteristics can now be analyzed to determine the difference between surface mobility and bulk mobility. This should complement studies that were based on the capacitance-voltage characteristics of



metal-oxide-semiconductor diodes and generate new insight into the operation of III-V MOSFETs.

### 3.1 Analysis of Inversion Charge

Despite the high performance of the present InGaAs MOSFETs, their interface trap density is rather high (as will be shown later) and their inversion charge density cannot be measured accurately. Therefore, instead of extracting from the measured current-voltage characteristics the electron mobility as a function of the inversion charge density, we derive the mobility vs. charge density characteristics and reduce them to a few simple parameters to be extracted from the measured current-voltage characteristics as detailed in this chapter.

The electrostatic characteristics of the two-dimensional electron gas in a MOSFET inversion layer can be described by one-dimensional Schrödinger and Poisson equations

$$-\frac{\hbar^2}{2m^*} \frac{d^2\psi_i(z)}{dz^2} + qV(z)\psi_i(z) = E_i\psi_i(z) \quad (3.1)$$

$$\frac{d^2V(z)}{dz^2} = \frac{q}{\epsilon_S} [N_A - N_D + n(z) - p(z)] \quad (3.2)$$

where  $\psi_i(z)$  is the normalized wave function of an electron in the  $i$ -th subband,  $m^*$  is the effective mass for the electron motion in the  $z$  direction perpendicular to the oxide-semiconductor interface,  $\hbar$  is the reduced Plank's constant,  $E_i$  is the energy level of the  $i$ -th subband,  $q$  is the electron charge,  $V(z)$  is the electrostatic potential,  $\epsilon_S$  is the semiconductor permittivity,  $N_A$  and  $N_D$  are the ionized acceptor and

donor concentrations, and  $n(z)$  and  $p(z)$  are the electron and hole concentrations, respectively. Since we are only dealing with  $p$ -type substrate,  $N_D$  will be omitted in all the following analysis. Equations (3.1) and (3.2) can be solved individually but consistently by assuming the electric field to be constant or the potential well to be triangular near the interface [13].

Under the triangular well approximation,  $V(z)$  in Equation (3.1) is replaced by  $\xi_S \cdot z$ , where  $\xi_S$  is the surface electric field. Now the differential equation has solutions in the form of an Airy function  $\text{Ai}(x)$  defined by

$$\text{Ai}(x) = \frac{1}{\pi} \int_0^{\infty} \cos\left(\frac{t^3}{3} + xt\right) dt \quad (3.3)$$

The solution of Equation (3.1) is

$$\psi_i(z) = C_N \text{Ai} \left[ \left( \frac{2m^* q \xi_S}{\hbar^2} \right)^{1/3} \left( z - \frac{E_i}{q \xi_S} \right) \right] \quad (3.4)$$

where  $C_N$  is the normalization constant obtained by

$$\int_0^{\infty} |\psi_i(z)|^2 dz = 1 \quad (3.5)$$

and then

$$C_N = \sqrt{\frac{(2m^* q \xi_S / \hbar^2)^{1/3}}{\text{Ai}'^2[\lambda(0)] - \lambda(0) \text{Ai}^2[\lambda(0)]}} \quad (3.6)$$

where  $\text{Ai}'(x)$  is the derivative of Airy function with respect to  $x$

$$\text{Ai}'(x) = \frac{d\text{Ai}(x)}{dx} \quad \text{and} \quad \lambda(z) = \left( \frac{2m^* q \xi_S}{\hbar^2} \right)^{1/3} \left( z - \frac{E_i}{q \xi_S} \right)$$

The energy eigenvalues  $E_i$  can be obtained by satisfying the boundary condition at  $z = 0$ :  $\psi_i(0) = 0$ , which leads to

$$E_i = \left( \frac{\hbar^2}{2m^*} \right)^{1/3} \left[ \frac{3}{2} \pi q \xi_S \left( i - \frac{1}{4} \right) \right]^{2/3} \quad i = 1, 2, 3, \dots \quad (3.7)$$

The electron density in the  $i$ -th subband  $N_i$  can be expressed by

$$N_i = \frac{n_v m^* k_B T}{\pi \hbar^2} \ln \left[ 1 + \exp \left( \frac{E_F - E_i}{k_B T} \right) \right] \quad (3.8)$$

where the Fermi-level  $E_F$  can be related to the surface potential  $\psi_S$  — the potential on the semiconductor surface with respect to that in the semiconductor bulk — by

$$E_F = q\psi_S - (E_G + E_{VB} - E_F) \quad (3.9)$$

where  $E_G$  is the bandgap energy and  $E_{VB}$  is the valence band maximum in the bulk of the semiconductor. Due to the small electron effective mass or low density of states of the conduction band of InGaAs,  $E_{VB} - E_F$  should be evaluated with Fermi-Dirac statistics or at least approximations of the Fermi-Dirac integral such as the Joyce-Dixon approximation

$$\begin{aligned} \frac{E_{VB} - E_F}{k_B T} = & \ln \left( \frac{N_A}{N_V} \right) + \frac{1}{\sqrt{8}} \left( \frac{N_A}{N_V} \right) - 4.95009 \times 10^{-3} \left( \frac{N_A}{N_V} \right)^2 \\ & + 1.48386 \times 10^{-4} \left( \frac{N_A}{N_V} \right)^3 - 4.42563 \times 10^{-4} \left( \frac{N_A}{N_V} \right)^4 \end{aligned} \quad (3.10)$$

The total inversion charge density  $Q_N$  in the quantum well is just the summation of electrons in all subbands

$$Q_N = -qN_N = -q \sum_i N_i \quad (3.11)$$

The bulk depletion charge density  $Q_B$  is calculated by [14]

$$Q_B = -qN_B = -\sqrt{2q\epsilon_S\psi_D N_A} \quad (3.12)$$

where the effective band-bending  $\psi_D$  is


$$\psi_D = \psi_S - \frac{k_B T}{q} - \frac{qN_N z_{\text{avg}}}{\epsilon_S} \quad (3.13)$$

$z_{\text{avg}}$ , the average separation of inversion charge away from the semiconductor surface, is

$$z_{\text{avg}} = \sum_i N_i z_i / N_N \quad \text{and} \quad z_i = \frac{2E_i}{3q\xi_S} \quad (3.14)$$


Then the surface electric field can be calculated from inversion and depletion charge

$$\xi_S = q(N_N + N_B) / \epsilon_S \quad (3.15)$$




**Figure 3.1:** Lowest two subbands ( $E_1$  and  $E_2$ ) and wave functions for InGaAs MOSFETs under strong inversion with surface potential  $\psi_S = 0.9$  V.

By solving Equation (3.7) to (3.15) iteratively, a consistent solution of inversion charge density at a certain surface potential or Fermi-level can be obtained. For



**Figure 3.2:** Calculated inversion charge densities  $Q_N$  are lower for InGaAs MOSFETs than that for a silicon MOSFET due to lower density of states in InGaAs.

the present InGaAs MOSFETs, Figure 3.1 shows the lowest two subbands,  $E_1$  and  $E_2$ , and their associated wave functions in the  $\Gamma$  valley under strong inversion, while Figure 3.2 shows the inversion charge density  $Q_N$  as a function of the surface potential  $\psi_S$ . (In the range of inversion charge density explored in this work, the occupation of satellite valleys is negligible [15].) For comparison, a silicon MOSFET with  $N_A = 1 \times 10^{17} \text{ cm}^{-3}$  and a 10-nm  $\text{Al}_2\text{O}_3$  gate oxide is also included. It can be seen that in strong inversion, the silicon MOSFET has a higher charge density than



**Figure 3.3:** The inversion charge distribution in the channel for silicon and InGaAs MOSFETs at a  $Q_N = 2.5 \times 10^{12} \text{ q/cm}^2$ .

the InGaAs MOSFETs mainly due to a higher density of states in the conduction band. Figure 3.3 compares the inversion charge distribution in the channel for silicon and InGaAs MOSFETs at the same inversion charge density. With a much larger effective mass, the  $(2m^*q\epsilon_S/\hbar^2)^{1/3}$  term in Equation (3.4) for silicon MOSFET is much larger than that for InGaAs MOSFETs. As a result, the wave functions in silicon MOSFET are confined much closer to the semiconductor-oxide interface. As

shown in Figure 3.3, the centroid of inversion charges is much closer to the oxide-semiconductor interface in silicon MOSFET than that in InGaAs MOSFETs. Table 3.1 lists the parameters used in the calculation [16].

Channel	Si	In <sub>0.53</sub> Ga <sub>0.47</sub> As	In <sub>0.65</sub> Ga <sub>0.35</sub> As	In <sub>0.75</sub> Ga <sub>0.25</sub> As
$\varphi_M$ (V)			5.1	
$k_{OX}$			9.0	
$C_{OX}$ (F/cm <sup>2</sup> )	$0.8 \times 10^{-6}$	$1.0 \times 10^{-6}$		$0.8 \times 10^{-6}$
$k_S$	11.7	13.9	14.2	14.4
$m^*$ ( $m_0^a$ )	$m_T^b = 0.19$ $m_L^c = 0.98$	0.041	0.036	0.032
$\chi$ (V)	4.05	4.51	4.61	4.69
$E_G$ (eV)	1.12	0.74	0.62	0.53
$E_0 - E_C$ (eV)	-0.50	-0.24	-0.12	-0.04
$E_F - E_{CB}$ (eV)	-0.99	-0.63	-0.51	-0.42
$Q_t$ (q/cm <sup>2</sup> )	—	$7.4 \times 10^{12}$	$5.0 \times 10^{12}$	$7.7 \times 10^{12}$
$\varphi_{MS}$ (V)	0.06	-0.04	-0.02	-0.02
$R_{DS}$ ( $\Omega$ )	—	14	29	19
$\mu_0$ (cm <sup>2</sup> V <sup>-1</sup> s <sup>-1</sup> )	$8.0 \times 10^2$	$1.3 \times 10^3$	$1.1 \times 10^4$	$1.3 \times 10^4$
$\lambda/\Delta^2$ (nm <sup>-1</sup> )	4-63	0.2	0.6	0.7
$\overline{D_{it}}$ (cm <sup>-2</sup> eV <sup>-1</sup> )	$4.0 \times 10^{11}$	$1.0 \times 10^{13}$	$5.7 \times 10^{12}$	$1.1 \times 10^{13}$

<sup>a</sup>)electron rest mass <sup>b</sup>)electron transverse mass <sup>c</sup>)electron longitudinal mass

**Table 3.1:** Model parameters.

The gate-source voltage  $V_{GS}$  is related to  $\psi_S$  by

$$V_{GS} = \varphi_{MS} + \varphi_S - (Q_B + Q_N + Q_{it} + Q_t)/C_{OX} \quad (3.16)$$

where  $\varphi_{MS}$  is the difference between the gate metal work function and the semiconductor work function,  $Q_{it}$  is the interface charge density,  $Q_t$  is the bulk oxide charge density assumed to be concentrated near the oxide-semiconductor interface, and  $C_{OX}$  is the oxide capacitance.  $Q_B$  and  $Q_N$  are obtained by solving solving Equation

(3.7) to (3.15).

To evaluate  $V_{GS}$  according to Equation (3.16), the metal-semiconductor work function difference was calculated by

$$\varphi_{MS} = \varphi_M - \chi - (E_{CB} - E_F) \quad (3.17)$$

where  $\varphi_M$  is the metal work function,  $\chi$  is the electron affinity, and  $E_{CB}$  is the conduction band minimum in the bulk of the semiconductor. These parameter values were included in Table 3.1.

To calculate the interface charge density  $Q_{it}$ , interface trap density  $D_{it}$  and charge neutral level  $E_0$  [17] are needed. Figure 2.9 shows the interface trap density between  $Al_2O_3$  and InGaAs across the bandgap as measured by using the charge-pumping method [12]. It can be seen that in general the trap density follows a Gaussian distribution with a peak midgap. Since the trap distribution into the conduction band cannot be directly measured, extrapolation is necessary. However, if the extrapolation follows the Gaussian distribution, very few traps will be in the conduction band and the sub-threshold slope of the transfer characteristics will be much steeper than what is measured. For lack of better understanding, the trap density in the conduction band is assumed to be constant ( $\overline{D_{it}}$ ) and the same as  $D_{it}$  at  $E_0$  as indicated by the solid lines in Figure 2.9. Such a  $\overline{D_{it}}$  fits well with the measured transfer characteristics as will be shown in Section 3.3.

Following [17], the charge neutral level  $E_0$  is assumed to be constant with respect to the vacuum level and the interface traps are assumed to be donor-like (neutral when filled) below  $E_0$  and acceptor-like (negative when filled) above  $E_0$ . Figure 3.4



shows the calculated interface charge density  $Q_{it}$  according to

$$Q_{it} = -q \int_{E_0}^{E_F} D_{it}(E) dE \quad (3.18)$$

where  $E_F$  is the surface Fermi-level. The agreement with the experimental data is good.

The fixed oxide charge density  $Q_t$  is obtained by fitting the transfer characteristics as discussed in Section 3.3.  $Q_t$  mainly shifts the current-voltage characteristics along the voltage axis, while  $Q_{it}$  changes their slopes, too.


## 3.2 Analysis of Electron Mobility

In addition to the inversion charge, low-field electron mobility  $\mu_N$  is another important parameter critical to the transfer characteristics of n-channel MOSFET. Consider the different scattering mechanisms that limit electron mobility, it can be expressed as [18]

$$\frac{1}{\mu_N} = \frac{1}{\mu_0} + \frac{1}{\mu_R} + \frac{1}{\mu_C} \quad (3.19)$$

where  $\mu_0$  is the semiconductor bulk mobility accounting for the scattering of bulk and remote phonons as well as ionized impurities without considering the screening by the inversion charge,  $\mu_R$  is the interface roughness mobility, and  $\mu_C$  is the Coulomb scattering mobility due to the oxide charge  $Q_t$  and the interface charge  $Q_{it}$ .

The InGaAs bulk mobility has been measured in uniform slabs [19] and only needs to be fine-tuned to fit the subthreshold characteristics of the present InGaAs MOSFETs.



**Figure 3.4:** Measured (symbols) vs. calculated (curves) interface charge densities  $Q_{it}$  for  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$  ( $\square$ ),  $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$  ( $\circ$ ) and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  ( $\triangle$ ).

In comparison, the interface roughness mobility needs to be derived by calculating the matrix element of the scattering potential before converting to the scattering rate or relaxation time through the Fermi golden rule. The perturbation potentials for interface roughness scattering  $V_R$  [20] and Coulomb scattering  $V_C$  [21] are

$$V_R = \frac{1}{4\pi\epsilon} \sum_i \frac{\Delta Q_i}{|\vec{r} - \vec{r}_i|} \quad (3.20)$$

and

$$V_C = qE(z)\Delta(x, y) \quad (3.21)$$

respectively, where  $\Delta Q_i$  is the charge of the scattering center,  $\bar{\epsilon}$  is the average permittivity,  $\vec{r}$  is the position of electron in the inversion layer,  $\vec{r}_i$  is the position of the scattering center,  $E(z)$  is the electric field, and  $\Delta(x, y)$  is the interface roughness, which is assumed to be Gaussian.

Thus, the interface roughness mobility can be expressed as [21]

$$\mu_R = \frac{9\sqrt{\pi}\hbar}{4m^*E_{\text{eff}}}\frac{\lambda}{\Delta^2} \quad (3.22)$$

where  $\lambda$  is the correlation length and  $\Delta$  is the root-mean-square average height of the assumed Gaussian distribution of the interface roughness, and  $E_{\text{eff}}$  is the effective electric field at the interface according to

$$E_{\text{eff}} = \frac{|Q_B + Q_N/2|}{\epsilon_S} \quad (3.23)$$

Since  $Q_B$  and  $Q_N$  can be calculated as shown in Section 3.1, so that  $E_{\text{eff}}$  is known and  $\lambda/\Delta^2$  is the only fitting parameter for  $\mu_R$ .

Coulomb scattering can be due to both the fixed oxide charge  $Q_t$  and the oxide-semiconductor interface charge  $Q_{\text{it}}$ . The Coulomb scattering mobility with screening by the inversion charge for  $i$ -th subband can be expressed as [18]



$$\mu_C(E_i) = \frac{8\pi\hbar E_i (\bar{\epsilon}/q)^2}{m^* |Q_t + Q_{\text{it}}| \int_0^{\pi/2} (1 + a\sqrt{\eta_i}\bar{z}\sin\varphi)^{-6} \left(1 + \frac{q|Q_N|}{6k_B T \bar{\epsilon} a \sqrt{\eta_i}\bar{z}\sin\varphi}\right)^{-2} d\varphi} \quad (3.24)$$


where

$$\bar{\epsilon} = \frac{\epsilon_{\text{OX}} + \epsilon_S}{2}, \quad \eta_i = \frac{E_i}{k_B T}, \quad \bar{z} = 3 \left[ \frac{12qm^*}{\hbar^2 \epsilon_S} \left| Q_B + \frac{11}{32} Q_N \right| \right]^{-1/3}, \quad a = \frac{2\sqrt{2m^*k_B T}}{3\hbar}$$

and  $k_B$  is Boltzmann's constant. Therefore, according to [18]


$$\mu_C = \frac{\sum_i \mu_C(E_i) D(E_i) f(E_i) E_i}{\sum_i D(E_i) f(E_i) E_i} \quad (3.25)$$





**Figure 3.5:** Calculated semiconductor bulk mobility  $\mu_0$  (---), interface roughness mobility  $\mu_R$  (- · -), Coulomb scattering mobility  $\mu_C$  (- · · -), and total electron mobility  $\mu_N$  (—) for (a)  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$  (b)  $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$  and (c)  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs at room temperature. In all cases,  $\mu_N$  is mainly limited by  $\mu_R$  under strong inversion.

where  $D(E_i)$  is the density of states in the semiconductor and  $f(E_i)$  is the Fermi-Dirac distribution function. Despite the high interface charge density, the Coulomb scattering mobility in the present InGaAs MOSFETs is calculated to be on the order of  $10^4 \text{ cm}^2/\text{V/s}$  or even higher and, hence, can only affect the total electron mobility in weak inversion. This is probably because in the present InGaAs MOSFETs the inverted electrons are farther away from the oxide than those in a silicon MOSFET as shown in Figure 3.3. Also, in strong inversion, the Coulomb scattering is screened by the inversion charge.




**Figure 3.6:** Total electron mobility  $\mu_N$  in InGaAs MOSFETs calculated by using the parameter values listed in Table 3.1, which exhibits little difference between room temperature (—) and  $-50^\circ\text{C}$  (- -).

As a summary of the above-described mobility analysis, Figure 3.5 shows the calculated  $\mu_0$ ,  $\mu_R$ ,  $\mu_C$  and  $\mu_N$  for the present InGaAs MOSFETs at room temperature. It can be seen that in strong inversion the total electron mobility decreases with increasing inversion charge and is mainly limited by the interface roughness mobility, as the bulk mobility is rather high in the present InGaAs MOSFETs with  $L = 4\ \mu\text{m}$  and  $N_A = 1 \times 10^{17}\ \text{cm}^{-3}$ . Even with order-of-magnitude scaling of gate length and doping concentration, the bulk mobility will still be high enough so that

under strong inversion the total mobility will be mainly limited by interface roughness, unless the interface roughness is improved significantly. By contrast, with higher channel doping and generally lower bulk mobility, the total electron mobility in typical silicon MOSFETs is limited by the bulk mobility.

As the interface roughness mobility is not sensitive to temperature, the total electron mobility of the InGaAs MOSFETs exhibits negligible temperature dependence as shown in Figure 3.6. Such temperature insensibility agrees with the experiment data of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs over a much wider temperature range [22]. This confirms that in the present cases, phonon scattering plays a minor role in determining the electron mobility, especially when remote phonons the screening of remote phonons by the metal gate [23–25].

For compact modeling, the total electron mobility of the present InGaAs MOSFETs in moderate-to-strong inversion can be simply fitted to a power law  $E_{\text{eff}}^{-0.7}$  as shown in Figure 3.7. Although it is interesting to extrapolate the power law to 1 MV/cm under which most modern Si MOSFETs operate, it may not be valid because under such a high field, the electron wave function will move closer to the semiconductor surface and even penetrate into the oxide to degrade the electron mobility faster than what the power-law predicts. Unfortunately, the present InGaAs MOSFETs cannot be biased to higher gate voltages than that shown in Figure 3.8. For comparison, the Si universal mobility [26] has also been included in Figure 3.7.



**Figure 3.7:** Total electron mobility  $\mu_N$  in InGaAs MOSFETs calculated by using the parameter values listed in Table 3.1, which exhibits simple power-law dependence on the effective electric  $E_{\text{eff}}$  field. The Si universal mobility [26] has also been included for comparison.

### 3.3 Experiments and Discussions

The transfer characteristics can be modeled by


$$I_{\text{DS}}(V_{\text{GS}}) = \left[ R_{\text{DS}} + \frac{1}{\frac{W}{L}\mu_N(V_{\text{GS}})Q_N(V_{\text{GS}})} \right]^{-1} V_{\text{DS}} \quad (3.26)$$

where  $I_{\text{DS}}$  is the drain-source current, and  $R_{\text{DS}}$  is the drain-source series parasitic resistance. The values of  $R_{\text{DS}}$  were extracted from measured transfer characteristics



of devices with different gate lengths and then optimized to give the best overall fit.  $Q_N$  and  $\mu_N$  have been calculated in Section 3.1 and Section 3.2, respectively, with  $\mu_0$  and  $\lambda/\Delta^2$  as fitting parameters. The optimized values were listed in Table 3.1. Except for the extraction of source-drain parasitic resistance, current-voltage transfer characteristics were measured under a drain-source voltage  $V_{DS}$  of 50 mV on MOSFETs with a gate length  $L$  of 4  $\mu\text{m}$  and a gate width  $W$  of 100  $\mu\text{m}$ . The low drain-source voltage ensured linear characteristics; the long gate length minimized short-channel effects. Several MOSFETs of the same In mole fraction were measured and the typical characteristics are shown in Figure 3.8. Figure 3.8 also compares in both linear and logarithmic scales the modeled and measured transfer characteristics of the present InGaAs MOSFETs at room temperature and  $-50$   $^\circ\text{C}$ . Excellent agreement was achieved from subthreshold to strong inversion.

Table 3.1 shows that the extracted interface roughness parameter  $\lambda/\Delta^2$  for the present InGaAs MOSFETs is significantly smaller than that of the silicon MOSFET, suggesting that the  $\text{Al}_2\text{O}_3/\text{InGaAs}$  interface is rougher than the  $\text{SiO}_2/\text{Si}$  interface. The interface roughness of silicon MOSFETs have been characterized through measurements of carrier mobility [20, 27, 28], atomic force microscopy [29], high-resolution transmission electron microscopy [30], and X-ray reflectivity [31]. For the  $\text{SiO}_2/\text{Si}$  interface,  $\lambda = 0.6\text{--}2.5$  nm and  $\Delta = 0.2\text{--}0.5$  nm. For the interface between high- $\kappa$  dielectric and Si,  $\lambda$  is usually assumed to be the same, but  $\Delta$  is slightly larger at 0.3–0.6 nm. Assuming  $\lambda$  is the same for the  $\text{Al}_2\text{O}_3/\text{InGaAs}$  interface, too, the extracted  $\lambda/\Delta^2$  implies that  $\Delta = 1.2\text{--}2.2$  nm, which is approximately two to seven



**Figure 3.8:** Excellent agreement between measured (symbols) and modeled (curves) transfer characteristics of InGaAs MOSFETs at room temperature ( $\square$ , —) and  $-50^\circ\text{C}$  ( $\triangle$ , ---) plotted in both linear (a) and log (b) scales.  $L = 4\ \mu\text{m}$ .  $W = 100\ \mu\text{m}$ .


times that of the high- $\kappa$ /Si interface. Table 3.1 shows also that the interface is significantly rougher when the In mole fraction  $x \approx 0.5$ , which is consistent with poorer transfer characteristics of the  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFET. However, given the limited sample size, uniformity and reproducibility, more statistics are needed before a firm correlation between the interface roughness and the In mole fraction can be established. For the same reason, no firm correlation between interface roughness and interface trap density can be established at the moment. This work would have been more complete had the interface roughness of InGaAs MOSFETs been characterized through measurements of atomic force microscopy, high-resolution transmission electron microscopy, or X-ray reflectivity as in the case of Si MOSFETs mentioned earlier.

Figure 2.9 shows that for the present InGaAs MOSFETs with high In mole fractions, although the interface trap density is of the order of  $10^{13} \text{ cm}^{-2}\text{eV}^{-1}$  mid-gap, it decreases rapidly toward the conduction band. Since the charge neutral level  $E_0$  for high In mole fractions is very close to the conduction band (Table 3.1), inversion-mode operation with good on-state performance is achievable, whereas the off-state performance is still limited by the high interface trap density below  $E_0$ . Further, although the on-state performance appears to improve significantly with increasing In mole fraction, since the mobility under strong inversion is mainly limited by the interface roughness, the improved on-state performance cannot be attributed solely to lighter effective mass or higher bulk mobility with increasing In mole fraction. According to Equation (3.22), the interface roughness mobility

is inversely proportional to the effective mass and the approximately 20% lighter effective mass in  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$  than that in  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  is insufficient to cause the mobility in  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$  to be approximately three times of that in  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ . Therefore, the better on-state performance with increasing In mole fraction of the present InGaAs MOSFETs is mainly due to better interface roughness.

In Section 3.1, the inversion charge was calculated by assuming a simple triangular well (Figure 3.1). In reality, the potential well in  $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$  and  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$  MOSFETs contains an additional step between the channel and buffer layers as shown in Figure 3.9. However, it can be seen in Figure 3.9 that the solution of the inversion charge density  $Q_N$  for the stepped well is very close to that of the triangular well. This validates the approximation by the triangular well.

Unlike in silicon MOSFETs, the electron mobility in InGaAs MOSFETs in strong inversion was found to be mainly limited by the interface roughness. By extracting the mobility from the measured transfer characteristics, the roughness of the  $\text{Al}_2\text{O}_3/\text{InGaAs}$  interface was determined to be two to seven times of that of the  $\text{SiO}_2/\text{Si}$  interface. Therefore, to fully benefit from the high bulk mobility of InGaAs, its interface roughness with the gate oxide needs to be further improved.



**Figure 3.9:** Calculated inversion charge density  $Q_N$  in  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$  MOSFETS with simple (---) and stepped (—) triangular wells.

## References

- [1] Y. Xuan, Y. Q. Wu, and P. D. Ye, “High-performance inversion-type enhancement-mode InGaAs MOSFET with maximum drain current exceeding 1 A/mm,” *IEEE Electron Device Lett.*, vol. 29, no. 4, pp. 294–296, Apr. 2008.
- [2] I. Ok, H. Kim, M. Zhang, F. Zhu, S. Park, J. Yum, H. Zhao, D. Garcia,

- P. Majhi, N. Goel, W. Tsai, C. K. Gaspe, M. B. Santos, and J. C. Lee, "Self-aligned n-channel metal-oxide-semiconductor field effect transistor on high-indium-content  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and InP using physical vapor deposition  $\text{HfO}_2$  and silicon interface passivation layer," *Appl. Phys. Lett.*, vol. 92, no. 20, p. 202903, May 2008.
- [3] D. Shahrjerdi, T. Rotter, G. Balakrishnan, D. Huffaker, E. Tutuc, and S. K. Banerjee, "Fabrication of self-aligned enhancement-mode  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOS-FETs with TaN/ $\text{HfO}_2$ /AlN gate stack," *IEEE Electron Device Lett.*, vol. 29, no. 6, pp. 557–560, Jun. 2008.
- [4] T. D. Lin, H. C. Chiu, P. Chang, L. T. Tung, C. P. Chen, M. Hong, J. Kwo, W. Tsai, and Y. C. Wang, "High-performance self-aligned inversion-channel  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  metal-oxide-semiconductor field-effect-transistor with  $\text{Al}_2\text{O}_3/\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$  as gate dielectrics," *Appl. Phys. Lett.*, vol. 93, no. 3, p. 033516, Jul. 2008.
- [5] J. Q. Lin, S. J. Lee, H. J. Oh, G. Q. Lo, D. L. Kwong, and D. Z. Chi, "Inversion-mode self-aligned n-channel metal-oxide-semiconductor field-effect transistor with  $\text{HfAlO}$  gate dielectric and TaN metal gate," *IEEE Electron Device Lett.*, vol. 29, no. 9, pp. 977–980, Sep. 2008.
- [6] N. Goel, D. Heh, S. Kovesnikov, I. Ok, S. Oktyabrsky, V. Tokranov, R. Kambhampati, M. Yakimov, Y. Sun, P. Pianetta, C. K. Gaspe, M. B. Santos, J. Lee,

- S. Datta, P. Majhi, and W. Tsai, "Addressing the gate stack challenge for high mobility  $\text{In}_x\text{Ga}_{1-x}\text{As}$  channels for NFETs," in *IEDM Tech. Dig.*, Dec. 2008.
- [7] Y. Sun, E. W. Kiewra, J. P. de Souza, J. J. Bucchignano, K. E. Fogel, D. K. Sadana, and G. G. Shahidi, "Scaling of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  buried-channel MOSFETs," in *IEDM Tech. Dig.*, Dec. 2008.
- [8] Y. Xuan, T. Shen, M. Xu, Y. Q. Wu, and P. D. Ye, "High-performance surface channel In-rich  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$  MOSFETs with ALD high-k as gate dielectric," in *IEDM Tech. Dig.*, Dec. 2008.
- [9] Y. Q. Wu, W. K. Wang, O. Koybasi, D. N. Zakharov, E. A. Stach, S. Nakahara, J. C. M. Hwang, and P. D. Ye, "0.8-V supply voltage deep-submicrometer inversion-mode  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$  MOSFET," *IEEE Electron Device Lett.*, vol. 30, no. 7, pp. 700–702, Jul. 2009.
- [10] Y. Q. Wu, R. S. Wang, T. Shen, J. J. Gu, and P. D. Ye, "First experimental demonstration of 100 nm inversion-mode InGaAs FinFET through damage-free sidewall etching," in *IEDM Tech. Dig.*, Dec. 2009, pp. 331–334.
- [11] Y. Q. Wu, M. Xu, R. S. Wang, O. Koybasi, and P. D. Ye, "High performance deep-submicron inversion-mode InGaAs MOSFETs with maximum  $G_m$  exceeding 1.1 mS/ $\mu\text{m}$ : new HBr pretreatment and channel engineering," in *IEDM Tech. Dig.*, Dec. 2009, pp. 323–326.

- [12] W. Wang, J. Deng, J. C. M. Hwang, Y. Xuan, Y. Wu, and P. D. Ye, “Charge-pumping characterization of interface traps in  $\text{Al}_2\text{O}_3/\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$  metal-oxide-semiconductor field-effect transistors,” *Appl. Phys. Lett.*, vol. 96, no. 7, p. 072102, Feb. 2010.
- [13] T. Janik and B. Majkusiak, “Analysis of the mos transistor based on the self-consistent solution to the schrodinger and poisson equations and on the local mobility model,” *IEEE Trans. Electron. Devices*, vol. 45, no. 6, pp. 1263–1271, Jun. 1998.
- [14] Y. Zhang, “Characterization and modeling of scaled NMOS devices with high-K dielectrics and metal gate electrodes,” Ph.D. dissertation, Lehigh University, 2008.
- [15] T. P. O’Regan, P. K. Hurley, B. Soree, and M. V. Fischetti, “Modeling the capacitance-voltage response of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  metal-oxide-semiconductor structures: Charge quantization and nonparabolic corrections,” *Appl. Phys. Lett.*, vol. 96, no. 21, p. 213514, 2010.
- [16] Y. A. Goldberg and N. M. Schmidt, *Gallium Indium Arsenide ( $\text{Al}_x\text{In}_{1-x}\text{As}$ )*, ser. Handbook Series on Semiconductor Parameters. London: World Scientific, 1999, vol. 2, pp. 62–88.
- [17] H. H. Wieder, “Surface and interface barriers of  $\text{In}_x\text{Ga}_{1-x}\text{As}$  binary and ternary alloys,” *J. Vac. Sci. Technol. B*, vol. 21, no. 4, pp. 1915–1919, 2003.



- [18] Y. Zhang and M. H. White, “A quantum mechanical mobility model for scaled NMOS transistors with ultra-thin high-K dielectrics and metal gate electrodes,” *Solid-State Electron.*, vol. 52, no. 11, pp. 1810–1814, Nov. 2008.
- [19] D. Chattopadhyay, S. K. Sutradhar, and B. R. Nag, “Electron-transport in direct-gap-III-V ternary alloys,” *J. Phys. C*, vol. 14, no. 6, pp. 891–908, 1981.
- [20] Y. Cheng and E. Sullivan, “On the role of scattering by surface roughness in silicon inversion layers,” *Surf. Sci.*, vol. 34, no. 3, pp. 717–731, Feb. 1973.
- [21] Y. A. Zeng, M. H. White, and M. K. Das, “Electron transport modeling in the inversion layers of 4H and 6H-SiC MOSFETs on implanted regions,” *Solid-State Electron.*, vol. 49, no. 6, pp. 1017–1028, Jun. 2005.
- [22] H. Ishii, N. Miyata, Y. Urabe, T. Itatani, T. Yasuda, H. Yamada, N. Fukuhara, M. Hata, M. Deura, M. Sugiyama, M. Takenaka, and S. Takagi, “High electron mobility metal-insulator-semiconductor field-effect transistors fabricated on (111)-oriented InGaAs channels,” *Appl. Phys. Express*, vol. 2, no. 12, p. 121101, Dec. 2009.
- [23] M. V. Fischetti, D. A. Neumayer, and E. A. Cartier, “Effective electron mobility in Si inversion layers in metal-oxide-semiconductor systems with a high- $\kappa$  insulator: The role of remote phonon scattering,” *J. Appl. Phys.*, vol. 90, no. 9, pp. 4587–4608, 2001.

- [24] O. Weber, M. Cass, L. Thevenod, F. Ducroquet, T. Ernst, and S. Deleonibus, “On the mobility in high- $\kappa$ /metal gate MOSFETs: Evaluation of the high- $\kappa$  phonon scattering impact,” *Solid-State Electron.*, vol. 50, no. 4, pp. 626–631, 2006.
- [25] R. Chau, S. Datta, M. Doczy, B. Doyle, J. Kavalieros, and M. Metz, “High- $\kappa$ /metal-gate stack and its MOSFET characteristics,” *IEEE Electron Device Lett.*, vol. 25, no. 6, pp. 408–410, 2004.
- [26] S. Takagi, A. Toriumi, M. Iwase, and H. Tango, “On the universality of inversion layer mobility in Si MOSFET’s: Part I-effects of substrate impurity concentration,” *IEEE Trans. Electron. Devices*, vol. 41, no. 12, pp. 2357–2362, 1994.
- [27] A. Pirovano, A. L. Lacaita, G. Zandler, and R. Oberhuber, “Explaining the dependences of the hole and electron mobilities in Si inversion layers,” *IEEE Trans. Electron. Devices*, vol. 47, no. 4, pp. 718–724, Apr. 2000.
- [28] D. Esseni and A. Abramo, “Modeling of electron mobility degradation by remote coulomb scattering in ultrathin oxide mosfets,” *IEEE Trans. Electron. Devices*, vol. 50, no. 7, pp. 1665–1674, Jul. 2003.
- [29] P. Lee, J. Dai, K. Wong, H. L. W. Chan, and C. Choy, “Study of interfacial reaction and its impact on electric properties of Hf-Al-O high- $k$  gate dielectric thin films grown on Si,” *Appl. Phys. Lett.*, vol. 82, p. 2419, Feb. 2003.

- [30] S. Goodnick, D. Ferry, C. Wilmsen, Z. Liliental, D. Fathy, and O. Krivanek, “Surface roughness at the Si(100)-SiO<sub>2</sub> interface,” *Phys. Rev. B*, vol. 32, no. 12, pp. 8171–8186, Dec. 1985.
- [31] W. Lee, Y. Lee, Y. Wu, P. Chang, Y. Huang, Y. Hsu, J. Mannaerts, R. Lo, F. Chen, and S. Maikap, “MBE-grown high- $\kappa$  gate dielectrics of HfO<sub>2</sub> and (Hf-Al)O<sub>2</sub> for Si and III-V semiconductors nano-electronics,” *J. Cryst. Growth*, vol. 278, no. 1-4, pp. 619–623, May 2005.

# Chapter 4

## Junction Leakage Current in InGaAs MOSFETs

### 4.1 Analysis of Junction Leakage Current

The drain junction is reverse-biased during normal operation of a MOSFET. The reverse leakage current consists of the diffusion current  $I_{\text{diff}}$ , generation current  $I_{\text{gen}}$ , and band-to-band tunneling current  $I_{\text{tun}}$ . The total reverse leakage  $I_{\text{R}}$  current is the summation of all current components

$$I_{\text{R}} = I_{\text{diff}} + I_{\text{gen}} + I_{\text{tun}} \quad (4.1)$$

The diffusion current  $I_{\text{diff}}$  is governed by Shockley equation in low-injection condition

$$I_{\text{diff}} = I_0 \left[ \exp \left( \frac{qV}{k_{\text{B}}T} \right) - 1 \right] \quad (4.2)$$

where  $I_0$  is the scale current,  $q$  is the electron charge,  $V$  is the applied bias,  $k_B$  is Boltzmann's constant, and  $T$  is temperature. Because of the rapid decaying exponential term,  $I_{\text{diff}} \approx -I_0$  and has no bias dependence.

The generation current  $I_{\text{gen}}$  comes from the electron-hole pairs generated in the depletion region. When a  $p$ - $n$  junction is in equilibrium, the generation and recombination process in the depletion region are balanced. When the  $p$ - $n$  junction is reversely biased, the electron-hole pairs generated by thermal activation at the generation-recombination centers are swept away by the stronger electric field. The generation process dominates, contributing a net reverse current  $I_{\text{gen}}$ .

The generation rate  $U$  can be expressed by [1]

$$U = -\frac{n_i}{2\tau} \quad (4.3)$$

where  $n_i$  is the intrinsic carrier concentration and  $\tau$  is the lifetime of nonequilibrium carriers. The generation current in the depletion region is then given by [1]

$$I_{\text{gen}} = A_{\text{junc}} \int_0^{X_D} q|U|dx \approx A_{\text{junc}} \frac{qn_i X_D}{2\tau} \quad (4.4)$$


where  $A_{\text{junc}}$  is the junction area. The depletion width  $X_D$  is expressed by

$$X_D = \sqrt{\frac{2\epsilon_S (V_{\text{bi}} - V)}{qN_A}} \quad (4.5)$$

where  $\epsilon_S$  is the semiconductor permittivity,  $V_{\text{bi}}$  is the junction build-in potential, and  $N_A$  is the acceptor concentration in the lower-doped  $p$ -region.

The tunneling current  $I_{\text{tun}}$  arises from the finite probability of direct transition of electrons from the conduction band into the valence band or vice versa through

the triangular potential barrier as shown in Figure 4.1. When the applied reverse bias is large or the electric field is high, the quantum tunneling probability is high enough so that a significant tunneling current flows.



**Figure 4.1:** Simplified energy diagram of  $p$ - $n$  junction at reversed bias.

By using Wentzel-Kramers-Brillouin (WKB) approximation,  $I_{\text{tun}}$  can be calculated by [2]


$$I_{\text{tun}} = A_{\text{junc}} \sqrt{\frac{2m_{\text{tun}}^*}{E_G}} \frac{q^3 \xi^2 w}{(2\pi)^3 \hbar^2} \exp\left(-\frac{\pi}{4q\hbar\xi} \sqrt{2m_{\text{tun}}^* E_G^3}\right) \quad (4.6)$$

where  $A_{\text{junc}}$  is the junction area,  $m_{\text{tun}}^*$  is the reduced effective mass,  $E_G$  is the bandgap energy,  $\xi$  is the electric field,  $\hbar$  is the reduced Planck's constant, and  $w$  is effective depletion width for the tunneling process. It is assumed that  $w$  is 20% of the total depletion width for the tunneling process  $w = 0.2X_D$  [2]. The electric field

is given by

$$\xi = \sqrt{\frac{2qN_A (V_{bi} - V)}{\epsilon_S}} \quad (4.7)$$

## 4.2 Experiments and Discussions



**Figure 4.2:** Agreement between measured (symbols) and modeled (curves) junction leakage currents of InGaAs MOSFETs at room temperature. The current and voltage are all negative and are plotted in their absolute values for convenience.  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFET does not have a modeled curve because the anomalous increase arising from the residual implantation damage is beyond the scope of discussed mechanisms. Note the model is not accurate in small-bias region ( $|V| \lesssim 0.3$  V) because of the non-negligible recombination current.

Figure 4.2 shows the modeled and measured junction leakage currents of the present InGaAs MOSFETs at room temperature. Excellent agreement was achieved from  $|V| = 0.3$  V to 2 V for  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$  and  $\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$  MOSFETs. Generally,  $I_{\text{R}}$  increases with In mole fraction because  $I_{\text{diff}}$ ,  $I_{\text{gen}}$ , and  $I_{\text{tun}}$  all increases. For the same reason, InGaAs MOSFETs have higher junction leakage currents than Si MOSFETs. The junction leakage current of present  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFET has a much steeper anomalous increase beyond the scope of mechanisms discussed above when the applied reverse voltage increases. It is probably due to the residual implantation damage which creates leaky paths inside the junction in this particular wafer. In small-bias region ( $|V| \lesssim 0.3$  V), the recombination rate is not negligible compared to the generation rate. In the depletion region, there is a complex balance of generation and recombination currents which cannot be described by simple analytical solutions of Equations (4.3) and (4.4). In medium-bias region ( $0.3$  V  $\lesssim |V| \lesssim 1.4$  V) the generation current dominates and  $I_{\text{R}}$  would have a stronger temperature dependence. In high-bias region ( $1.4$  V  $\lesssim |V|$ ), the electric field is large enough to produce significant tunneling current which dominates  $I_{\text{R}}$ . And  $I_{\text{R}}$  has a stronger voltage dependence in this region. Table 4.1 lists the parameters used in the calculation. Other materials parameters can be found in Table 3.1.



Channel	In <sub>0.65</sub> Ga <sub>0.35</sub> As	In <sub>0.75</sub> Ga <sub>0.25</sub> As
$A_{\text{junc}}$ (cm <sup>2</sup> )	$780 \times 10^{-8}$	
$I_0$ (A)	$1 \times 10^{-9}$	$1 \times 10^{-7}$
$\tau$ (s)	$6 \times 10^{-11}$	$4 \times 10^{-11}$
$m_{\text{tun}}^*$ ( $m_0^a$ )	0.04	0.05

<sup>a</sup>)electron rest mass

**Table 4.1:** Model parameters for reverse junction leakage current.

## References

- [1] S. M. Sze and K. K. Ng, *Physics of semiconductor devices*, 3rd ed. Wiley-Blackwell, 2007.
- [2] H. Ando, H. Kanbe, M. Ito, and T. Kaneda, “Tunneling current in InGaAs and optimum design for InGaAs-InP avalanche photo-diode,” *Jpn. J. Appl. Phys.*, vol. 19, no. 6, pp. L277–L280, 1980.

# Chapter 5

## Conclusions

This dissertation addresses the electrical characterization of the interface traps, analysis of the inversion charges, electron mobility and junction leakage currents of  $\text{Al}_2\text{O}_3/\text{In}_x\text{Ga}_{1-x}\text{As}$  ( $x = 0.53, 0.65$  or  $0.75$ ) MOSFETs. Several models have been built to explain the measured characteristics. In this chapter, we will summarize the materials presented in previous chapters.

### 5.1 Conclusions of This Dissertation

Charge pumping has been used to characterize the interface traps between  $\text{Al}_2\text{O}_3$  and InGaAs in n-channel inversion-mode MOSFETs. An analysis of the charge pumping current with gate voltage pulses of different rise and fall times has enabled the interface trap density to be extracted across the energy bandgap. The interface trap density  $D_{\text{it}}$  distribution is very similar for different  $\text{In}_x\text{Ga}_{1-x}\text{As}$  channels.  $D_{\text{it}}$  is

found to be  $1\text{--}3 \times 10^{12} \text{ cm}^{-2}\text{eV}^{-1}$  near  $E_C$  and peaks at about  $3 \times 10^{13} \text{ cm}^{-2}\text{eV}^{-1}$  further down into the bandgap, and follows a Gaussian-like distribution. The majority of interface traps in indium-rich InGaAs metal-insulator-semiconductor structures have been identified as donors. Even though the donor traps are neutralized upon inversion and do not affect the on-state performance of InGaAs MOSFETs, such as threshold voltage and maximum drain current, they limit the off-state performance of InGaAs MOSFETs, such as subthreshold slope, drain-induced barrier lowering, and on/off current ratio. The results obtained in our measurements help explain the promising on-state performance of the  $\text{Al}_2\text{O}_3/\text{InGaAs}$  MOSFETs and the need to further improve the interface so that its off-state performance can be on par with that of the Si MOSFET.

The electron mobility in  $\text{Al}_2\text{O}_3/\text{InGaAs}$  MOSFETs has been analyzed for scattering by oxide charge as well as interface charge and roughness, and compared with measured transfer characteristics from depletion to inversion. The analysis shows that in strong inversion the electron mobility can be as high as  $\sim 3000 \text{ cm}^2/\text{V}/\text{s}$  and is mainly limited by interface roughness. The extracted interface roughness from the measured data is two to seven times that of the interface between a high- $\kappa$  dielectric and Si, assuming the correlation lengths are comparable. Therefore, to fully benefit from the high bulk mobility of InGaAs, its interface roughness with the gate oxide needs to be further improved.

Finally, the reverse junction leakage current has been analyzed by calculating diffusion, generation, and tunneling currents, and compared with measurement at

room temperature. We find that the leakage current increases with In mole fraction. Generation and tunneling currents dominate in medium- and high-bias regions, respectively.

## 5.2 Future Study

It is recently found that GaAs and InGaAs MOSFETs fabricated on (111)A substrates have better performances [1,2]. It is of great interest to carry out the same study presented in this dissertation on devices fabricated on (111)A substrates and compare it with this work.

Researchers have demonstrate the scaling of InGaAs MOSFETs into deep-submicron level [3]. As the thickness of the gate dielectric is scaled down proportionally, excessive gate leakage current will increase the power consumption and bring serious reliability problems to III-V MOSFETs like in the silicon world. Analysis of gate leakage current in deep-submicron III-V MOSFETs will greatly help researchers optimize the process to solve the problem.

Because of the relative high trap density and high transconductance, III-V MOSFETs have both higher thermal [4] and  $1/f$  [5] noises—two major contributions of noise in a FET device—than its silicon counterpart. A noise analysis is important in fully evaluating the performance of III-V MOSFETs.

## References

- [1] M. Xu, K. Xu, R. Contreras, M. Milojevic, T. Shen, O. Koybasi, Y. Q. Wu, R. M. Wallace, and P. D. Ye, “New insight into Fermi-level unpinning on GaAs: Impact of different surface orientations,” in *IEDM Tech. Dig.*, 2009.
- [2] M. Hata, M. Deura, M. Sugiyama, M. Takenaka, and S. Takagi, “High electron mobility metal-insulator-semiconductor field-effect transistors fabricated on (111)-oriented InGaAs channels,” *Appl. Phys. Express*, vol. 2, pp. 121 101–1–121 101–3, 2009.
- [3] Y. Q. Wu, W. K. Wang, O. Koybasi, D. N. Zakharov, E. A. Stach, S. Nakahara, J. C. M. Hwang, and P. D. Ye, “0.8-V supply voltage deep-submicrometer inversion-mode  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$  MOSFET,” *IEEE Electron Device Lett.*, vol. 30, no. 7, pp. 700–702, Jul. 2009.
- [4] B. Razavi and R. Behzad, *RF microelectronics*. Upper Saddle River, NJ: Prentice Hall, 1998.
- [5] K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, “A unified model for the flicker noise in metal-oxide-semiconductor field-effect transistors,” *IEEE Trans. Electron. Devices*, vol. 37, no. 3, pp. 654–665, 1990.

# Publications

- [1] **W. Wang**, J. C. M. Hwang, Y. Xuan, and P. D. Ye, “Analysis of electron mobility in inversion-mode  $\text{Al}_2\text{O}_3/\text{In}_x\text{Ga}_{1-x}\text{As}$  MOSFETs,” *IEEE Trans. Electron Devices*, to be published.
- [2] O. Auciello, A. V. Sumant, C. Goldsmith, S. O’Brien, S. Sampath, C. Gudeman, **W. Wang**, J. C. M. Hwang, J. Swonger, J. A. Carlisle, S. Balachandran, and D. C. Mancini, “Fundamentals and technology for monolithically integrated RF MEMS switches with ultra-nanocrystalline diamond dielectric/CMOS devices,” in *Proc. SPIE*, 2010, vol. 7679, 76791K.
- [3] C. Goldsmith, A. Sumant, O. Auciello, J. Carlisle, H. Zeng, J. C. M. Hwang, C. Palego, **W. Wang**, R. Carpick, V. Adiga, A. Datta, C. Gudeman, S. O’Brien, and S. Sampath, “Charging characteristics of ultra-nano-crystalline diamond in RF MEMS capacitive switches,” in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2010, pp. 1246–1249.
- [4] **W. Wang**, J. Deng, J. C. M. Hwang, Y. Xuan, Y. Wu, and Peide D. Ye, “Charge pumping characterization of interface traps in  $\text{Al}_2\text{O}_3/\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$

- metal-oxide-semiconductor field-effect transistors,” *Appl. Phys. Lett.*, vol. 96, no. 7, p. 072102, Feb. 2010.
- [5] **W. Wang**, J. C. M. Hwang, Y. Xuan, and Peide D. Ye, “Charge pumping characterization of interface traps in atomic-layer deposited  $\text{Al}_2\text{O}_3/\text{In}_{1-x}\text{Ga}_x\text{As}$  metal-oxide-semiconductor field-effect transistors,” presented at the MRS Fall Meeting, 2009.
- [6] Y. Q. Wu, **W. K. Wang**, O. Koybasi, D. N. Zakharov, E. A. Stach, S. Nakahara, J. C. M. Hwang, and P. D. Ye, “0.8-V supply voltage deep-submicrometer inversion-mode  $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ ,” *IEEE Electron Device Lett.*, vol. 30, pp. 700–702, Jul. 2009.
- [7] P. D. Ye, Y. Xuan, Y. Q. Wu, T. Shen, H. Pal, D. Varghese, M. A. Alam, M. S. Lundstrom, **W. K. Wang**, J. C. M. Hwang, and D. A. Antoniadis, “Sub-threshold characteristics of high-performance inversion-type enhancement-mode InGaAs NMOSFETs with ALD  $\text{Al}_2\text{O}_3$  as gate dielectric,” in *Proc. DRC*, 2008, pp. 93–94.
- [8] J. Deng, **W. Wang**, S. Halder, W. R. Curtice, J. C. M. Hwang, V. Adivarahan, and M. A. Khan, “Temperature-dependent RF large-signal model of GaN-based MOSHFETs,” *IEEE Trans. Microw. Theory Tech.*, vol. 56, pp. 2709–2716, Dec. 2008.
- [9] J. Deng, **W. Wang**, S. Halder, W. R. Curtice, J. C. M. Hwang, V. Adivarahan, and M. A. Khan, “RF large-signal modeling of  $\text{SiO}_2/\text{AlGaIn}/\text{GaN}$

MOSHFETs,” in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2008, pp. 1417–1420.

- [10] T. Yang, Y. Xuan, P. D. Ye, **W. Wang**, J. C. M. Hwang, D. Lubyshev, J. M. Fastenau, W. K. Liu, T. D. Mishima, and M. B. Santos, “Capacitance-voltage characterization of InSb MOS structures with ALD high- $k$  gate dielectrics,” in *Proc. Electron. Mat. Conf.*, Notre Dame, IN, Jun. 2007.



# Vita

Weike Wang received the B.S. degree in materials science from Fudan University, Shanghai, China, in 2005, and is currently working toward the Ph.D. degree in electrical and computer engineering at Lehigh University, Bethlehem, PA. During his study at Lehigh University, he was awarded with Byllesby Fellowship and Sherman Fairchild Fellowship. His research interests include modeling and characterization of III-V MOSFETs, pHEMTs/HEMTs, MOSHEMTs and RF MEMS. He possesses working experience with Skyworks Solutions Inc., where he is responsible for physics-based device simulation.

He is a student member of IEEE and Sigma Xi.