Lehigh University Lehigh Preserve

Theses and Dissertations

5-1-2018

Wafer-scale Fabrication and Characterization of Recessed-channel PtSe2 MOSFETs with Low Contact Resistance and Improved Gate Control

Lei Li *Lehigh University*, lel216@lehigh.edu

Follow this and additional works at: https://preserve.lehigh.edu/etd Part of the <u>Electrical and Computer Engineering Commons</u>

Recommended Citation

Li, Lei, "Wafer-scale Fabrication and Characterization of Recessed-channel PtSe2 MOSFETs with Low Contact Resistance and Improved Gate Control" (2018). *Theses and Dissertations*. 4306. https://preserve.lehigh.edu/etd/4306

This Thesis is brought to you for free and open access by Lehigh Preserve. It has been accepted for inclusion in Theses and Dissertations by an authorized administrator of Lehigh Preserve. For more information, please contact preserve@lehigh.edu.

This thesis is accepted and approved in partial fulfillment of the requirements for a Master of Sciences.

Date: April 20th 2018

Prof. James C. M. Hwang, Thesis Advisor Compound Semiconductor Technology Lab

Professor of Electrical Engineering

Prof. Chengshan Xiao

Chair of Electrical and Computer Engineering Department

Wafer-scale Fabrication and Characterization of Recessed-channel PtSe₂ MOSFETs with Low Contact Resistance and Improved Gate Control

Ву

Lei Li

A Thesis

Presented to the Graduate and Research Committee

of Lehigh University

in Candidacy for the Degree of

Master of Sciences

in

Electrical Engineering

Lehigh University

May 2nd 2018

Acknowledgement

I would first like to thank my advisor Professor James C M Hwang. I have been working and studying in Prof. Hwang lab for two years. During that, I have learned greatly from Prof. Hwang not only in terms of scientific and technical knowledge, but also via profound life principles that he has illustrated by personal example. For this, I truly value this learning experience. I appreciate the significant help from Prof. Hwang in my research and I am proud to be his student.

As always, I am also thankful for my family supporting me through all my graduate study at Lehigh University.

Finally, I would like to thank all my friends, without whom I could not have gone this far.

Table of Contents

Ackno	wledge	ment	iii
List of	Figures	5	v
List of	Tables.		.vii
Abstra	ct		1
1.	Introd	luction	2
	1.1.	Introduction of Two Dimensional Materials	2
	1.2.	Challenges of Two Dimensional Materials	3
	1.3.	Platinum Diselenide (PtSe ₂)	4
	1.4.	Thesis Organization	7
2.	Electrical Characterization of Recessed-Channel PtSe ₂ MOSFETs		8
	2.1.	Wafer Scale Fabrication of PtSe ₂ MOSFETs	8
	2.2.	TCAD Simulation of Channel Recessed PtSe2 MOSFETs	.10
	2.3	Contact and Sheet Resistances	.15
	2.4	Recessed Channel	.19
	2.5	PtSe ₂ MOSFET DC Characteristics	.21
	2.6	PtSe ₂ MOSFET RF Characteristics	.23
	2.7	Summary	.26
3.	Conclu	usion	28
Refere	nces		30
Vita			.34

List of Figures

Figure 1-1: Crystal structure of (a) graphene, (b) MoS ₂ , and (c) black phosphorus
Figure 1-2: Contact resistance vs. <i>on/off</i> ratio of PtSe ₂ MOSFETs from [15] (▲), [18] (●), and this work (■)
Figure 2-1: (a) Cross section schematics, (b) top-view micrograph, and (c) atomic-force micrograph of a probable dual-gate RF PtSe ₂ MOSFET9
Figure 2-2 : (a) Flat (top) and channel recessed (bottom) devices and total current density color map in the channel. The gate-source voltage V_{GS} = 5V and the drain-source voltage V_{DS} = 0.5 V (b) Drain current of a top (orange) and bottom (green)
Figure 2-3: A channel recessed PtSe ₂ MOSFET with thickness-modulated-bandgap13
Figure 2-4: Simulation results of drain current of channel recessed MOSFET in Fig. 2-3 with different bandgaps: thickness-independent constant bandgap 0.05 eV (green,), thickness-dependent bandgap with 1.2 eV in the channel and 0.05eV under the contacts (blue), and thickness-independent constant bandgap 1.2 eV (orange)
Figure 2-5 : Total resistance R_T measured on TLM structures of different channel lengths and PtSe ₂ thicknesses
Figure 2-6 : Sheet resistance R_{SH} (solid symbol) and contact resistance R_C (empty symbol) vs. channel thickness t from [15] (\blacktriangle , Δ), [18] (\bullet , \circ), and this work (\blacksquare , \Box)
Figure 2-7: Total series resistance R_T before and after channel recess of TLM structures with initial PtSe ₂ thickness $t = 8$ nm
Figure 2-8 : Transfer characteristics measured on typical $PtSe_2$ MOSFETs with channel thickness $t = 4$, 8 and 12 nm. $V_{DS} = -1$ V
Figure 2-9 : Output characteristics measured on typical $PtSe_2 MOSFETs$ with channel thickness $t = 4$, 8 and 12 nm. $V_{GS} = -20 V$ (—), 0 V (• • •), and 20 V ()
Figure 2-10 : Circuit Model of a MOSFET, where C_{pg} , L_{ge} , R_{ge} , C_{pda} , C_{pd} , L_{de} , R_{de} , L_{se} , R_{se} are external parasitic elements, which can be de-embedded to get into the intrinsic circuits in red. Lg , Rg , R_d , L_d , R_s , L_s , C_{pgdi} , C_{pdi} , C_{pgi} , C_{gd} , C_{gs} , C_{ds} , R_{gs} , R_s , L_s , R_{gd} , R_d , g_m are intrinsic parameters
Figure 2-11: Open structure equivalent circuit23
Figure 2-12: Short structure equivalent circuit24

List of Tables

Table I: COMPARISON OF PTSE2 MOSFETS	5
Table II: EXTRACTED SHEET AND CONTACT RESISTANCES	.18

Abstract

For the first time, wafer-scale fabrication of PtSe₂ MOSFETs was demonstrated by photolithography. The on PtSe₂ is grown by thermally assisted conversion (TAC) of Pt films under Se vapor at 400 °C. Taking advantage of the unique property of PtSe₂ to transition from semiconductor to semimetal as its thickness increases beyond a few monolayers, channel recess was adapted for improving gate control while keeping the contact resistance as low as 0.008 Ω ·cm. The wafer-scale fabrication resulted in uniform device characteristics so that average vs. best results were reported, as well as RF vs. DC characteristics. For example, the drain current at $V_{GS} = -10$, $V_{DS} = -1$ V were 25 ± 5, 57 ± 8, and 618 ± 17 µA/µm for 4-, 8-, and 12-nm-thick PtSe₂, respectively. The corresponding peak transconductances were 0.20 ± 0.1, 0.60 ± 0.05, and 1.4 ± 0.1 µS/µm. The forward-current cut-off frequency of 12-nm-thick PtSe₂ MOSFETs was 42 ± 5 MHz, whereas the corresponding frequency of maximum oscillation was 180 ± 30 MHz. These results confirmed the application potential of PtSe₂ for future generation thin-film transistors.

Chapter 1: Introduction

This chapter first presents a brief introduction of two dimensional (2D) materials. Following that, the major challenges are introduced and possible solutions are proposed. Lastly, the physical and electrical properties of PtSe₂ and introduced.

1.1 Introduction of Two Dimensional Materials

The Discovery of graphene [1] started a new research area: single atomic layer materials, which is also termed as two dimensional (2D) materials. The electrons and holes are restricted to the in-plane 2D transport which is fundamentally different from traditional 3D semiconductors such as silicon and gallium arsenide. The most investigated 2D materials are graphene [2], MoS₂ [3], and black phosphorus [4], as shown in Fig. 1-1 (a) [5], (b) [6], and (c) [7], respectively. As the CMOS techniques continue to shrink, bulk materials will be limited by the quantum effects as their thickness reduces. 2D materials are ideal candidates for future electronics for their naturally thin body, remarkable electronic and optoelectronic properties.



(a) (b) (c) Fig. 1-1. Crystical structure of (a) graphene, (b) MoS₂, and (c) black phorphorus.

1.2 Challenges of Two Dimensional Materials

Though rapid progress has been made on 2D material growth, devices, and applications, challenges remain ahead. Firstly, for both digital and high-frequency applications, larger current capacity *I*_{ON} and *on/off* ratio, which are related to the gain and power dissipation, are desired. However, we have to compromise between the carrier mobility (or current capacity) and gate modulation when choosing proper 2D materials as the channel materials for FETs. Specifically, 2D transistors with high carrier mobility and large current capacity such as graphene FETs usually suffer from the poor gate modulation, or *on/off* ratio. On the other hand, 2D transistors with high *on/off* ratio such as MoS₂ FETs usually have low mobility and large contact resistance. Black phosphorus FETs show high carrier mobility and acceptable *on/off* ratio, but they are not stable in air.

Secondly, being absent of effective doping such as ion implantation, most 2D devices show large contact resistance due to the Schottky barrier, interface states, and van der Waals gap. The idea of channel recess has been proved to help reduce the contact resistance and improve the *on/off* ratio for silicon-on-insulator (SOI) [8] and GaAs MESFETs [9]. Adapting the similar idea, the dilemma of 2D materials FETs with either low *on/off* ratio or small *I*_{ON} can be solved by channel recess of PtSe₂ FETs, so that we can engineer its bandgap and carrier density through by controlling the thickness. Though most 2D materials including MoS₂ and black phosphorus are known to have thickness dependent bandgaps, PtSe₂ is the only known 2D material whose bandgap changes from zero to 1.2~2 eV. An intuitive thinking is that if we can make the PtSe₂ FETs channel thin enough (< 1 nm) to have the desired bandgap 1.2 eV to make sure we can turn

the FET off, while keeping the PtSe₂ under the source and drain contacts thick enough (> 5 nm) to be metallic with pretty high carrier density, we are supposed to have FETs with high gate controllability with low contact resistance. By taking advantage of the material's own property, we can achieve high doping at the contact regions without using exterior donor or acceptor ions. As a result, the process cost is much lower compared with that of ion implant.

1.3 Platinum Diselenide (PtSe₂)

Dating back to 1980s, several pioneering theoretical and experimental works [10], [11], [12], [13], on layered platinum dichalcogenides PtS_2 , $PtSe_2$, and $PtTe_2$ confirmed that, bulk PtS_2 is a semiconductor with a bandgap and bulk PtTe₂ is a metal while bulk PtSe₂ is in between and is a semimetal with a slight overlap of conduction and valence band and high intrinsic carrier density up to 3.3×10²⁰ cm⁻³. In recent works, it has been proved theoretically [14] and experimentally [15] [16] that the metallic bulk PtSe2 transforms to a semiconductor when the thickness reduces to a few atomic layers. Specifically, different from the metallic bulk PtSe₂, the monolayer PtSe₂ has a bandgap of 1.2 eV, which is close to silicon. And PtSe₂ thickness increases, its bandgap drops and gradually transits from a semiconductor to a semimetal [16]. In addition, semiconducting single crystalline PtSe₂ was predicted to have a room-temperature carrier mobility higher than 1,000 cm^2/Vs [17]. It was experimentally measured to be up to 210 cm^2/Vs [14], which is comparable with other better developed 2D materials like MoS₂. Furthermore, different from other TMDs and black phosphorus, the pristine PtSe₂ material and FETs are found to be stable for more than one year without noticeable electrical change [14]. Notably, wafer-scale polycrystalline PtSe₂ has been synthesized using thermally assisted conversion (TAC) at 400°C [18], which is well suited for integration with mainstream Si-based complementary metal-oxide-semiconductor (CMOS) process because the conversion occurs below 450°C, the temperature limit of the back- end-ofline (BEOL) process.

The unique properties of PtSe₂ including sizeable bandgap, semimetal-to-semiconductor transition, high mobility, long-term stability, and large scale CMOS compatible process make PtSe₂ stand out among other 2D materials, and suggest it is promising for high performance field effect transistors (FETs) and applications. Recent studies have also shown that this material exhibits appreciable transport properties and interesting spin physics [19], motivating further studies of its transport properties.

TABLE T COMPARISON OF PTSE2 MOSFETS							
Thickness	R _{SH}	On/off	R _C	Material	Device	Reference	
(nm)	(Ω/□)	Ratio	(Ω·cm)	Preparation	Fabrication	Reference	
2	<1×10 ^{8 a}	10 ⁶					
8	<1×10 ^{5 a}	10 ³		Exfoliated	E-Beam	[14]	
11	<2×10 ⁴ a	10 ²		Extended	Lithography	[14]	
64	<25 °	1					
2	1×10 ⁵	10 ⁵	<104		E Boom		
7	1.6×10 ³	1.2	0.02	Exfoliated	Lithography	[15]	
14	400	1	7×10 ⁻³		Litnography		
2	2×10 ⁶	1.7	40	Thormal	E Boom		
8	1×10 ⁴	1	0.1	Conversion	Litheereehu	[18]	
20	500	1	4×10 ⁻³		Litnography		
4	2.1×10 ⁴	1.9	0.3				
8 ^b	1.1×10 ⁴		0.04	Thermal	Photo-	This	
8	3.4×10 ³	1.5	0.04	Conversion	Lithography	Work	
12	1.7×10 ³	1.1	8×10 ⁻³				

Room-temperature data except data from [15] were measured at 10 K

^aUpper bound from total series resistance $R_T = R_{SH}L_{CH} + 2R_C$

^bWith channel recess



Fig. 1-2. Contact resistance vs. *on/off* ratio of $PtSe_2 MOSFETs$ from [15] (\blacktriangle), [18] (\bullet), and this work (\blacksquare).

Table I compares the PtSe₂ MOSFETs fabricated to date, including those by photolithography from this work. It can be seen that, by taking advantage of the thickness-dependent transition of PtSe₂ from semiconductor to semimetal, *on/off* current ratio as high as 10^6 could be obtained on thin (~ 1 nm) PtSe₂, whereas contact resistance below 0.01 Ω -cm could be obtained on thick (~ 10 nm) PtSe₂. However, since for practical applications a MOSFET must have high *on/off* ratio and low contact resistance simultaneously, this presents a dilemma as shown in Fig. 1-2. To solve the dilemma, this work incorporates a recessed channel in PtSe₂ MOSFETs, so that the channel can be thick under the source and drain for low contact resistance, but thin under the gate for effective control. Note that traditionally, to reduce the contact resistance, ion implantation is used in Si MOSFETs to increase not only the doping, but also the thickness of the channel under the source and drain contacts. On the other hand, to increase the gate control, etching is used in GaAs MESFETs and HEMTs to decrease the channel thickness under the gate [9]. Similar channel etching process has also been adapted for silicon-on-insulator

MOSFETs [8]. Lacking effective ion implantation or chemical doping technique for 2D materials, the channel of PtSe₂ MOSFETs is etched in this work.

1.4 Thesis Organization

This thesis is focus on the electrical characterization of PtSe₂ MOSFETs. First, the waferscale fabrication of PtSe₂ MOSFETs is introduced. Second, a TCAD mode is used to simulate the electrical behavior of a PtSe₂ MOSFET, and it proves the feasibility of channel recessed MOSFETs. Following that, the channel recessed PtSe₂ MOSFETs are characterized, including their contact resistance, sheet resistance, transfer and output characteristics, electron mobility, and forward cut off frequency. The thesis ends with the conclusion and future perspective to move on.

Chapter 2: Electrical Characterization of Recessed-Channel PtSe₂ MOSFETs

Though most 2D materials including MoS₂ and black phosphorus are known to have thickness dependent bandgaps, PtSe₂ is the only known 2D material whose bandgap changes from semiconducting to metallic. An intuitive thinking is that if we can make the PtSe₂ FETs channel thin enough (< 1 nm) to have the desired bandgap 1.2 eV to make sure we can turn the FET off, while keeping the PtSe₂ under the source and drain contacts thick enough (> 5 nm) to be metallic with pretty high carrier density, we are supposed to have FETs with high gate controllability with ultra-low ohimc contact resistance. By taking advantage of the material's own property, such FETs can achieve high doping at the contact regions without using exterior donor or acceptor ions. This work demonstrates, for the first time, wafer-scale fabrication of PtSe₂ MOSFETs. Channel recess is adapted for improved gate control while keeping contact resistance low. Average vs. best results are reported, so are RF vs. DC characteristics. The details are described in the following.

2.1 Wafer Scale Fabrication of PtSe₂ MOSFETs

Wafer-scale fabrication of PtSe₂ MOSFETs in this work includes three major steps: (A) formation of buried gate, (B) deposition of PtSe₂, (C) definition of active and contact regions, which are similar to our published work on MoS₂ MOSFETs [20]. To facilitate PtSe₂ deposition experiment, although step A was performed on a 200-mm high-resistivity (10 k Ω ·cm) Si wafer, it was subsequently diced into approximately sixty 25 mm × 15 mm chips before steps B and C.



Fig. 2-1. (a) Cross section schematics, (b) top-view micrograh, and (c) atomic-force micrograph of a probable dual-gate RF PtSe₂ MOSFET.

In step A, a one-mask stepper photolithography process was used to form Al gates buried in SiO₂, before deposition of gate oxide and PtSe₂. This way, gate oxide could be deposited at a relatively high temperature without damaging PtSe₂. To this end, state-of-the-art CMOS processes are capable of not only submicron gate and high-quality gate oxide, but also flat surface through chemo-mechanical polishing. Specifically, the BEOL process of the IHP SG13S foundry technology was chosen. Through step A, each 25 mm × 15 mm chip contained approximately 1500 individually probable RF MOSFETs (Fig. 2). Each MOSFET has two buried gates with a total gate width of approximately 10 μ m. The gate length and thickness are approximately 0.4 μ m and 0.5 μ m, respectively. Following chemo-mechanical polishing, 40-nm Al₂O₃ gate oxide was deposited by atomic layer deposition at 300 °C. In step B, nanocrystalline PtSe₂ thin films were grown using thermally assisted conversion as detailed in [18]. Briefly, Pt films 1-, 2-, and 3-nm thick, respectively, were sputtered onto the chips fabricated through step A. The Pt-coated chips were then selenized at 400 °C to form 4-, 8-, and 12-nm-thick PtSe₂, respectively.

In step C, active and contact regions were defined by a two-mask photolithography process. The active region was defined by dry etching $PtSe_2$ with CF_4/O_2 and wet etching Al_2O_3 with buffered HF. Source and drain contacts were formed by electron-gun evaporated Ni and Al with thicknesses of 10 nm and 290 nm, respectively. After contacts were formed, they were used as a self-aligned mask for channel recess as illustrated in Fig. 2-1(a). Channel recess was performed by CF_4/O_2 dry etching for 10 s. Along with the MOSFETs, transmission-line-method (TLM) test structures were fabricated to extract contact and sheet resistances. The TLM structures were 7-µm wide with channel lengths of 1.7, 3.7, 6.7, 9.7, and 13.7 µm, respectively. The contact length was 4 µm, which was much greater than the transfer length, estimated to be on the order of 0.1 µm, as will be shown later.

2.2 TCAD Simulation of Channel Recessed PtSe₂ MOSFETs

A TCAD model is used to validate the idea of channel recessing. Before moving to that, the geometry (thicker contact region) effects on the drain current is studied, while keeping the bandgap to be a constant. In Fig. 2-2 (a), the top and bottom devices are exactly same except the material thickness under the contact regions. The top geometry is commonly used in most 2D



Fig. 2-2. (a) Flat (top) and channel recessed (bottom) devices and total current density color map in the channel. The gate-source voltage $V_{GS} = -5V$ and the drain-source voltage $V_{DS} = 0.5 V$ (b) Drain current of a top (orange) and bottom (green).

FETs. For the top device, in both the channel and contact regions the material thickness is 5 nm. While for the bottom device, the channel is 5 nm and the material under the contacts is 30 nm thick. Other simulation parameters are set to be the same as the monolayer PtSe₂ with 1.2eV bandgap and 4.3 eV electron affinity [21]. The intrinsic carrier density is supposed to be low due to the large bandgap, so the material is doped with 10¹⁵ cm⁻³ n-type dopant for simulation purpose. Since different contact metals will influence the simulation results, here we set the contacts to be ohmic to eliminate the contact influence. For simulation purpose we use 5 nm channel thickness instead of atomic layer 0.5 nm to ensure the meshing accuracy and numerical convergence. To create such a recessed structure using wet etch, we will end up with a slope instead of a vertical wall, due to the nature of isotropic etching. For that reason, we set the access regions between source/drain contacts and gate with a slope. With these statements in mind, the color map in Fig. 2-2 (a) shows the total current density of both devices with V_{GS} = 5 V and V_{DS} = 0.5 V. Compared with the flat device (top), the current extends further under the contacts in the recessed device. In other words, the recessed structure can relax the current crowding effect and has larger transfer length and smaller contact resistance. As confirmed by the simulated current vector path, in the flat (top) device of Fig. 2-2 (a), most current flows horizontally at the contact edge, while in the channel recessed device, current flows both horizontally and vertically. The vertical flow spreads the current thus it can extend further under the contacts. Fig. 2 (b) shows that drain current of both devices when V_{DS} = 0.5 V. It shows that the recessed structure has current five times larger than that of flat structure (top).

After understanding the geometry influences on FETs performance, the thickness dependent bandgap is analyzed. The cross section is indicated in Fig. 2-3. There has not been any theoretical calculation yet about the actual band structure and how it changes horizontally for such structures. However, intuitively, we can imagine that near the center of channel, it is not influenced by the van der Waals force from other layers, so that bandgap is expected to be 1.2 eV. As it moves to the edge, the van der Waals force from higher layers starts to influence the



Fig. 2-3. A channel recessed PtSe₂ MOSFET with thickness-modulated-bandgap

electron orbits and the band structure starts to change. Though DFT based calculations predict that the bandgap drops significantly when PtSe₂ monolayer turns into bilayers or thicker, that's not true for this horizontal case. As we move towards the edge, the PtSe₂ bandgap starts to drop continuously and smoothly, since the distance is continuous, which is different from the vertical case with step-function like van der Waals gaps. The bandgap gradually drops from 1.2 eV to 0 eV and a hyperbolic-tangent-like transit of bandgap is expected. Here, for simulation purpose, we used 0.05 eV instead of 0 eV. For simplicity, the first order linear bandgap transit is used, which is a reasonable approximation to the hyperbolic-tangent without losing the generality. Based on these assumptions, the bandgap is set to be a constant of 1.2 eV above the gate and starts to drop linearly from the channel edge to 0.05 eV at the source/drain contact edges. The channel bandgap color map and device geometry are shown in Fig. 2-3. Using the exact same channel recessed geometry, three different situations are simulated in Fig. 2-4: a constant



Fig. 2-4. Simulation results of drain current of channel recessed MOSFET in Fig. 2-3 with different bandgaps: thickness-independent constant bandgap 0.05 eV (green,), thickness-dependent bandgap with 1.2 eV in the channel and 0.05eV under the contacts (blue), and thickness-independent constant bandgap 1.2 eV (orange).

bandgap 0.05 eV (thick PtSe₂), PtSe₂ with thickness dependent bandgap drops from 1.2 eV to 0.05 eV, and a constant bandgap 1.2 eV (monolayer PtSe₂). As shown in Fig. 2-4, the constant 0.05 eV device has very large current capacity but very poor *on/off ratio* ~ 1 due to the high carrier density. As will be shown later, this simulation agrees with the measurement. In contrast, the constant 1.2 eV (monolayer PtSe₂) device is similar to [14], [15], which has very high *on/off* ratio ~ 10⁷, but the current capacity is very small. The real PtSe₂ device, whose bandgap changes with the thickness, is the combination of these two case: with both high current capacity up to $300 \mu A/\mu m$ and *on/off* ratio up to 10^5 . The simulation proves the feasibility of high performance PtSe₂ FETs through bandgap engineering by channel recess. Note that since the material is n-type doped with 10^{15} cm⁻³ in the simulation, the hole concentration in the ungated regions are

negligible for the constant 1.2 eV bandgap device. When V_{GS} is negative, the gate induced holes in the channel forms a barrier with the electrons in the contact regions, resulting in lower current as V_{GS} goes negative. However, for the thickness- dependent-bandgap device whose bandgap drops to zero in the ungated regions, where both hole and electron density are on the order of 10^{20} cm⁻³, there is no such a barrier and the transport is ambipolar, as shown in Fig. 2-4.

2.3 Contact and Sheet Resistances

Fig. 2-5 plots the total resistance RT measured on TLM structures of different $PtSe_2$ thicknesses before channel recess. For each thickness, the measurement was repeated on at least ten randomly chosen TLM structures. The resulting standard deviation was very small due to the uniform nature of wafer-scale fabrication. For visibility, data from 8-nm and 12-nm $PtSe_2$ were multiplied by 5, although their standard deviations are still barely discernable. Nevertheless, it can be seen that all data exhibit a linear thickness dependence, which when extrapolated to zero thickness intercept near the origin. This implies a constant sheet resistance R_{SH} and a low contact resistance R_c . According to [22]

$$R_T = R_{SH}L_{CH} + 2R_C, \qquad (1)$$

where L_{CH} is the channel length and all quantities are normalized by the channel width of 7 μ m.

Assuming $PtSe_2$ is uniformly semimetallic so that the channel resistivity ρ_{CH} is independent of the channel thickness t,

$$R_{SH} = \rho_{CH}/t.$$
 (2)



Fig. 2-5. Total resistance R_T measured on TLM structures of different channel lengths and PtSe₂ thicknesses.

The assumption is valid only when t >> 1 nm, because, as mentioned before, PtSe₂ turns semiconducting when t is reduced to one or two monolayers, with each monolayer approximately 0.6 nm thick.

Assuming further that the contact transfer length L_{TF} is much smaller than the physical contact length

$$R_C = \sqrt{\rho_C R_{SH}} \approx \sqrt{\rho_C R_{CH}/t},$$
 (3)

where $\rho_{\rm C}$ is the surface contact resistivity. The transfer length can be estimated by

$$L_{TF} = \sqrt{\rho_C / R_{SH}} \approx R_C / R_{SH}.$$
 (4)

Based on the experimentally extracted R_c and R_{SH} for t = 4, 8, and 12 nm (Table II), $L_{TF} \approx$ 0.14, 0.12, and 0.05 μ m, respectively, which are all much smaller than the contact length of 4 μ m. Note that as the channel length and thickness are scaled, the contact resistance and length

need to be scaled, too. A contact resistance on the order of 0.01 Ω ·cm with a transfer length on the order of 0.1 μ m is compatible with nanometer MOSFETs.

Fig. 2-6 shows that the thickness dependence of the present R_{SH} and R_c are in general agreement with that of [15] and [18] despite different ways in PtSe₂ preparation. However, (2) and (3) imply R_{SH} and R_c are inversely dependent on t and $t^{0.5}$, respectively, but experimentally they fit $t^{-1.7}$ and $t^{-3.6}$, respectively. This invalidates the assumption that ρ_{CH} is independent of t. In fact, the best fit can be obtained if $\rho_{CH} \approx t^{-0.7}$ and $\rho_c \approx t^{-5.5}$. Such strong thick dependence of ρ_{CH} and ρ_c will be discussed further later.



Fig. 2-6. Sheet resistance R_{SH} (solid symbol) and contact resistance R_C (empty symbol) vs. channel thickness t from [15] (\blacktriangle , Δ), [18] (\bullet , \circ), and this work (\blacksquare , \Box).

TABLE II								
Extracted Sheet and Contact Resistances								
PtSe ₂	Sheet	Channel	Carrier	Contact	Contact			
Thickness	Resistance	Resistivity	Density	Resistance	Resistivity			
<i>t</i> (nm)	<i>R</i> _{SH} (Ω/□)	<i>ρ_{сн}</i> (Ω·cm)	<i>n</i> (cm ⁻³) ^a	<i>R</i> _C (Ω·cm)	$ \rho_c$ (Ω·cm ²)			
4	2.1×10 ⁴	8.0×10 ⁻³	7.0×10 ¹⁹	(3.1±1.4)×10 ⁻¹	4.6×10 ⁻⁶			
8	3.4×10 ³	2.7×10 ⁻³	2.3×10 ²⁰	$(4.0\pm0.1)\times10^{-2}$	4.7×10 ⁻⁷			
12	1.7×10 ³	2.0×10 ⁻³	3.0×10 ²⁰	(8.0±0.3)×10 ⁻³	3.8×10 ⁻⁸			

^aAssuming drift mobility $\mu_D \approx 10 \text{ cm}^2/\text{V} \cdot \text{s}$

Table II lists the ρ_{CH} , ρ_{C} , and *n* values calculated from R_{SH} and R_{C} , where *n* is the carrier density so that

$$\rho_{CH} \approx 1/qn\mu_D,$$
(5)

where *q* is the electron charge and μ_D is the drift mobility (assumed to be approximately 10 cm²/V·s as will be shown later). The calculated ρ_{CH} values, on the order of $10^{-3} \Omega$ ·cm, are approximately an order of magnitude higher than that of bulk PtSe₂ [10], [14], reflecting the poorer quality of present PtSe₂ films.

On the other hand, the extracted *n* values, on the order of 10^{20} cm⁻³, are consistent with that of bulk PtSe₂ [11], [14], implying the higher ρ_{CH} of the present PtSe₂ films is mainly due to lower μ_D instead of lower *n*. Note that synthesized 2D films typically exhibit lower mobility than that of exfoliated films of the same material, before the synthesis technique is gradually improved. Additionally, the extracted n values are comparable for t = 12 nm and 8 nm but decrease drastically for t = 4 nm. According to [16], PtSe₂ ceases being a semimetal and develops a bandgap when $t \approx 1.2$ nm. In reality, the semimetal-semiconductor transition may not be so abrupt, so the density of states near the band edge may start to decrease before the bandgap appears [23]. This will cause the carrier concentration to decrease before $t \approx 1.2$ nm. Additionally, [15] speculates that there may even be a small bandgap when $t \approx 2$ nm, and [14] shows from optical absorption measurement that even 12-nm PtSe₂ has a bandgap. Lastly, present PtSe₂ has a surface RMS roughness of 1~2 nm. When the average thickness is reduced to 4 nm, part of the film may be as thin as 2 nm, which will also decrease the average carrier density.

The extracted ρ_c values, on the order of 10^{-8} to $10^{-6} \Omega \cdot \text{cm}^2$, are excellent for typical semiconductors. Usually ρ_c depends on the carrier density immediately under the contact, which presumably is similar for the PtSe₂ thin films of different thicknesses. However, when the film thickness approaches the mean free path, ρ_c has been observed to be inversely dependent on the film thickness mainly due to increased surface scattering [24]. Since the mean free path of metals and heavily doped semiconductors are both on the order of 100 nm [25], [26], even 12-nm PtSe₂ will suffer from significant surface scattering. However, it will be very challenging to recess a channel from 100 nm to 1 nm so that the aspect ratio of a recessed channel needs to be carefully traded off.

2.4 Recessed Channel

As mentioned before, for channel-recess experiments, TLM structures with t = 8 nm wereas dry etched by CF₄/O₂ for 10 s using source/drain contacts as a self-aligned mask. Fig. 2-7 shows that after channel recess R_{SH} increased from $3.3 \times 10^3 \Omega/\Box$ to $1.1 \times 10^4 \Omega/\Box$, the latter corresponding to t \approx 5 nm according to Fig. 2-6. However, R_c remained at $4 \times 10^{-2} \Omega$ ·cm. This implied that low contact resistance could be maintained by keeping PtSe₂ thick under the



Fig. 2-7. Total series resistance R_T before and after channel recess of TLM structures with initial PtSe₂ thickness t = 8 nm.

contacts, but the current *on/off* ratio could be improved by thinning PtSe₂ between the contacts. However, with $t \approx 5$ nm the corresponding MOSFETs were inferior to that with a uniform channel of t = 4 nm. Recessing of the 8-nm-thick TLM structures beyond 10 s increased R_{SH} to infinity, implying the channel was discontinuous by then, probably due to surface roughness and etching damage. For similar reasons, 10-s channel recess of 4-nm-thick TLM structures resulted in no working devices. Note that similar channel recess has been successfully used to improve the *on/off* ratio of MoS₂ MOSFETs by three orders of magnitude while maintaining low contact resistance.

2.5 PtSe₂ MOSFET DC Characteristics

Fig. 2-8 and Fig. 2-9 show the transfer and output characteristics of typical PtSe₂ MOSFETs with t = 4, 8, and 12 nm. The MOSFETs all exhibit p-channel depletion-mode behavior. Their linear dependence on V_{DS} confirms that the contacts are indeed ohmic. Again, random sampling of at least ten MOSFETs of each thickness revealed uniform characteristics. For example, the drain current at $V_{GS} = -10$, $V_{DS} = -1$ V are 25 ± 5 , 57 ± 8 , and $618 \pm 17 \mu$ A/ μ m for t = 4, 8, and 12 nm, respectively. The corresponding peak transconductances are 0.20 ± 0.1 , 0.60 ± 0.05 , and $1.4 \pm 0.1 \mu$ S/ μ m. It can be seen that the drain current at $V_{GS} = 0$, $V_{DS} = -1$ V decreases much faster than the decrease in t, so that the drain current for t = 4 and 8 nm need to be multiplied by a factor of 11 and 33, respectively, to be clearly visible. However, with $V_{DS} = -1$ V and $V_{GS} = -20$ V to 20 V, the



Fig. 2-8. Transfer characteristics measured on typical PtSe₂ MOSFETs with channel thickness t = 4, 8 and 12 nm. $V_{DS} = -1$ V.

on/off ratio is 1.9, 1.5 and 1.1 for t = 4, 8, 12 nm, respectively. This trend of decreasing current with increasing *on/off* ratio is consistent with [14], [15], [18] as shown in Table I and Fig. 1. From Fig. 6(a), the field-effect mobility μ_{FE} is extracted according to [22]

$$\mu_{FE} \approx L_{CH}G_M / W_{CH}C_{OX}V_{DS}, \qquad (6)$$

where G_M is the peak transconductance and C_{OX} is the unit-area gate capacitance. Thus, $\mu_{FE} \approx 3$, 5, and 10 cm2/V·s, for t = 4, 8, and 12 nm, respectively. Note that μ_{FE} is sensitive to the channeloxide interface and can differ significantly from the drift mobility μ_D . Nevertheless, lacking better data for μ_D , 10 cm2/V·s was used in (5) to estimate *n* as described previously.



Fig. 2-9. Output characteristics measured on typical PtSe₂ MOSFETs with channel thickness t = 4, 8 and 12 nm. $V_{GS} = -20$ V (---), 0 V (• • •), and 20 V (---).

2.6 PtSe₂ MOSFET RF Characteristics



Fig. 2-10. Circuit model of a MOSFET, where C_{pg} , L_{ge} , R_{ge} , C_{pda} , C_{pd} , L_{de} , R_{de} , L_{se} , R_{se} are external parasitic elements, which can be de-embedded to get into the intrinsic circuits in red dotted line. *Lg*, *Rg*, *R_d*, *L_d*, *R_s*, *L_s*, *C_{pgdi}, <i>C_{pdi}*, *C_{ggi}*, *C_{gg}*, *C_{ds}*, *R_{gs}*, *R_s*, *L_s*, *R_{gd}*, *R_d*, *g* are intrinsic parameters.



Fig. 2-11. Open structure equivalent circuit



Fig. 2-12. Short structure equivalent circuit

Fig. 2-10 shows a small signal circuit model of a MOSFET, including both the external and internal parasitics. To get the real forward cut off frequency f_T and f_{MAX} , we should first de-embed the external parasitics using the open and short test structures. Fig. 2-11 and 2-12 show the circuit model of open and short test structures. By subtracting them from Fig 2-10, we can get rid of those undesired parasitics. ω is the frequency and Z is the Short structure *z*-parameter de-embedded from open structure. The overall de-embedding flow is show below:

$$\begin{bmatrix} S_{11} & S_{12} \\ S_{21} & S_{22} \end{bmatrix} \xrightarrow{s \rightarrow \tau} \begin{bmatrix} Y_{11} - j\omega(C_{pgi} + C_{pgdi}) & Y_{12} - j\omega(-C_{pgdi}) \\ Y_{21} - j\omega(-C_{pgdi}) & Y_{22} - j\omega(C_{pdi} + C_{pgdi}) \end{bmatrix}$$

$$\begin{bmatrix} Sint_{11} & Sint_{12} \\ Sint_{21} & Sint_{22} \end{bmatrix} \xrightarrow{s \rightarrow z} \begin{bmatrix} Z_{11} - (R_g + R_s + j\omega L_s + j\omega L_s + j\omega L_g) & Z_{12} - (R_s + j\omega L_s) \\ Z_{21} - (R_s + j\omega L_s) & Z_{22} - (R_g + R_s + j\omega L_s + j\omega L_d) \end{bmatrix}$$



Fig. 2-13. Forward current cutoff frequency f_T and maximum frequency of oscillation f_{MAX} measured on a MOSFET with 12-nm-thick PtSe₂. f'_T and f'_{MAX} are corresponding values before probe-pad capacitances are de-embedded. $V_{GS} = -15$ V. $V_{DS} = -1$ V.

where *S* is the as measured *S*-parameter of a PtSe₂ MOSFET and *Sint* is the de-embedded *S*-*Parameter*. Fig. 2-13 shows the RF characteristics of a MOSFET fabricated on 12-nm-thick PtSe₂ without channel recess. As measured, the forward-current cut-off frequency f'_T is 32 MHz, whereas the maximum oscillation frequency f'_{MAX} is 180 MHz. Using open and short calibration structures fabricated on the same chip for de-embedding probe-pad capacitances, the deembedded f_T and f_{MAX} are 45 MHz and 250 MHz, respectively. By random sampling of ten devices, standard deviations are such that $f_T = 42 \pm 5$ MHz and $f_{MAX} = 180 \pm 30$ MHz. Since most thin-film transistors are operated below 100 MHz, this confirms the potential of PtSe₂ MOSFETs for practical applications. Note that this is the first time RF characteristics are reported, since [14], [15] and [18] all used the entire conducting substrate as a back gate which would have too much parasitic capacitances to operate at RF.

2.7 Summary

The emerging two dimensional (2D) material platinum diselenide (PtSe₂) is promising in high performance electric and optoelectronic devices for its high mobility, sizeable bandgap, stability, and ultra-low ohmic contact resistance. Thickness-dependent carrier transport and electrical contacts are studied. Semimetal-to-semiconductor property is observed and utilized in the channel recessed PtSe₂ MOSFETs, which provide a feasible way for 2D FETs with both low contact resistance and high on/off ratio. Wafer-scale fabrication of PtSe₂ MOSFETs was demonstrated by photolithography on Pt thermally assisted converted (TAC) under Se vapor at 400 °C. Ultra-low contact resistance PtSe₂ FETs was achieved, which is among one of the best 2D FETs. PtSe₂ thickness dependent gate modulation and semimetal-to-semiconductor transition were studied. Channel recessed PtSe₂ MOSFETs are promising which have low contact resistances with high on/off ratio. To further improve the gate modulation, controllable wet etching is desired to thin the channel. Taking advantage of the unique property of PtSe₂ to transition from semiconductor to semimetal as its thickness increases beyond a few monolayers, channel recess was adapted for improving gate control while keeping the contact resistance as low as 0.008 Ω ·cm. The drain current at $V_{GS} = -10$, $V_{DS} = -1$ V were 25 ± 5, 57 ± 8, and 618 ± 17 μ A/ μ m for 4-, 8-, and 12-nm-thick PtSe₂, respectively. The corresponding peak transconductances were 0.20 \pm 0.1, 0.60 \pm 0.05, and 1.4 \pm 0.1 μ S/ μ m. The forward-current cut-off frequency of 12-nm-thick PtSe₂ MOSFETs was 42 ± 5 MHz, whereas the corresponding frequency of maximum oscillation was 180

 \pm 30 MHz. These results confirmed the application potential of $PtSe_2$ for future generation thin-

film transistors.

Chapter 3: Conclusion

For the first time, wafer-scale fabrication of PtSe₂ MOSFETs was successfully demonstrated by photolithography on Pt thermally converted under Se vapor at 400 °C, which resulted in very uniform device characteristics. Taking advantage of the unique property of PtSe₂ to transition from semiconductor to semimetal as its thickness increases beyond a few monolayers, channel recess was adapted for improved gate control while keeping the contact resistance low. The contact and sheet resistances were in general agreement with that of MOSFETs individually crafted by direct-write electron-beam lithography on exfoliated PtSe₂ flakes. In all cases, the stronger-than-expected thickness dependence of the contact and sheet resistances confirmed that the semiconductor-semimetal transition was gradual and PtSe₂ a few nanometers thick might have small bandgap Despite successful demonstration of wafer-scale fabrication of PtSe₂ MOSFETs, much process improvement is needed. Thermal conversion of PtSe₂, although convenient with a low thermal budget, currently results in a mobility approximately an order of magnitude lower than the bulk value. This is typical of synthesized 2D films before the synthesis technique is gradually improved. For example, the thermally converted PtSe₂ is nanocrystalline, so its grain size and alignment may be improved by patterning Pt before conversion. Similarly, although metal sputtering is conforming and widely available, uniform sputtering of monolayer Pt is very challenging. Either the sputtering technique needs to be improved or atomic layer deposition of Pt needs to be developed despite being a noble metal. The current dry etching process for channel recess is too rough and damaging to thin the PtSe₂ to 1 nm. In the future, channel recess may be achieved by an addition instead of subtraction process. For example, 1nm-thick Pt can be deposited uniformly first. Pt 10-nm-thick Pt can then be selectively deposited in the source and drain regions through a lift-off process. Finally, such a recessed Pt structure can be thermally converted altogether as [18] has shown that even 20-nm Pt can be nearly 100% converted thermally.

References

- [1] A. K. Geim and K. S. Novoselov, "The rise of graphene," *Nature Mater.*, vol. 6, no. 3, pp. 183–191, Mar. 2007.
- K. S. Novoselov, D. Jiang, F. Schedin, T. J. Booth, V. V. Khotkevich, S. V. Morozov, and A. K. Geim, "Two-dimensional atomic crystals," *Proc. Natl. Acad. Sci. U. S. A.*, vol. 102, no. 30, pp. 10-451–10-453, Jul. 2005.
- B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti ,and A. Kis, "Single-layer MoS₂ transistors", *Nat. Nanotech.*, vol. 6, no. 1, pp. 147–150, Jan. 2011
- [4] L. Li, Y. Yu, G. Jun Ye, Q. Ge, X. Ou, H. Wu, D. Feng, X. Chen & Y. Zhang, "Black phosphorus field-effect transistors", *Nat. Nanotech.*, vol. 9, no. 1, pp. 372–377, Mar. 2014
- [5] [Online]. Available: http://cellnexx.co.uk/2016/11/17/graphene-to-help-boost-solarpower-panel-efficiency/.[Accessed: 20-Apr-2018].
- [6] [Online]. Available: http://funnano.kaist.ac.kr/?p=295. [Accessed: 20-Apr-2018].
- [7] [Online]. Available: https://www.theengineer.co.uk/two-dimensional-phosphorusreveals-unexpected-superconducting-behabviour/. [Accessed: 20-Mar-2018].
- [8] M. Chan, F. Assaderaghi, S.A. Parke, S.S. Yuen, Chenming Hu, and P.K. Ko, "Recess channel structure for reducing source/drain series resistance in ultra-thin SOI MOSFETs," in IEEE Int. SOI Conf. Proc., 1993, pp. 172–173.

- [9] W. C. Niehaus, J. V. DiLorenzo, and D. D. Khandelwal, "GaAs power FETs device principles, fabrication processes and material technology," *in GaAs FET Principles Technology*, Ed. Dehdam, MA, USA: Artech House, 1982, pp. 279–306.
- [10] S. Soled, A. Wold, and O. Gorochov, "Crystal growth and characterization of several platinum sulfoselenides," *Mater. Res. Bull.*, vol. 11, no. 8, pp. 927–932, Aug. 1985.
- [11] G. Kliche, "Far-infrared and X-ray investigations of the mixed platinum dichalcogenides PtS_{2-x}Se_x, PtSe_{2-x}Te_x, and PtS_{2-x}Te_x," *J. Solid State Chem.*, vol. 56, no .1, pp. 26–31, Jan. 1985.
- [12] D. Guy and R. Friend, "High pressure transport studies in transition metal dichalcogenide alloys," *Physica B+C*, vol. 139, no. 1, pp. 433–435, May. 1985.
- G. Y. Guo and W. Y. Liang, "The electronic structures of platinum dichalcogenides: PtS₂,
 PtSe₂ and PtTe₂," *Phys. C: Solid State Phys.*, vol. 19, no. 7, pp. 995–1008, Aug. 1986.
- Y. Zhao, J. Qiao, Z. Yu, P. Yu, K. Xu, S. P. Lau, W. Zhou, Z. Liu, X. Wang, W. Ji, and Y. Chai,
 "High-electron-mobility and air-stable 2D layered PtSe₂ FETs," *Adv. Mater.*, vol. 29, no. 5,
 pp. 1604230-1–1604230-10, Feb. 2017.
- [15] A. Ciarrocchi, A. Avsar, D. Ovchinnikov, and A. Kis, "Thickness-modulated metal-to-semiconductor transformation in a transition metal dichalcogenide," *Nat. Commun.*, vol. 9, no. 1, pp. 919–924, Mar. 2018.
- Y. Wang, L. Li, W. Yao, S. Song, J. Sun, J. Pan, X. Ren, C. Li, E. Okunishi, Y.-Q. Wang, E. Wang,
 Y. Shao, Y. Y. Zhang, H. Yang, E. F. Schwier, H. Iwasawa, K. Shimada, M. Taniguchi, Z. Cheng,
 S. Zhou, S. Du, S. J. Pennycook, S. T. Pantelides, and H.-J. Gao, "Monolayer PtSe₂, a new

semiconducting transition-metal-dichalcogenide, epitaxially grown by direct selenization of Pt," *Nano Lett.*, vol. 15, no. 6, pp. 4013–4018, Jun. 2015.

- [17] W. Zhang, Z. Huang, W. Zhang, and Y. Li, "Two-dimensional semiconductors with possible high room temperature mobility," *Nano Res.*, vol. 7, no. 12, pp. 1731–1737, Dec. 2014.
- C. Yim, K. Lee, N. McEvoy, M. O'Brien, S. Riazimehr, N. C. Berner, C. P. Cullen, J. Kotakoski,
 J. C. Meyer, M. C. Lemme, and G. S. Duesberg, "High-performance hybrid electronic devices from layered PtSe₂ films grown at low temperature," *ACS Nano*, vol. 10, no. 10, pp. 9550–9558, Oct. 2016.
- [19] W. Yao, E. Wang, H. Huang, K. Deng, M. Yan, K. Zhang, K. Miyamoto, T. Okuda, L. Li, Y. Wang, H. Gao, C. Liu, W. Duan, and S. Zhou, "Direct observation of spin-layer locking by local Rashba effect in monolayer," *Nat. Commu.*, vol. 8, no.1, pp. 14216-1–14216-6, Jan. 2017.
- [20] K. Xiong, H. Kim, R. J Marstell1, A. Göritz, C. Wipf, L. Li, J. H. Park, X. Luo, M. Wietstruck, A. Madjar, N. C Strandwitz, M. Kaynak, Y. H. Lee, and J. C M Hwang, "CMOS-compatible batch processing of monolayer MoS₂ MOSFETs," *J. Phys. D: Appl. Phys.*, vol. 51, pp. 1–6, Mar. 2018.
- [21] Z. Guan, S. Ni, and S. Hu, "Band gap opening of graphene by forming a graphene/PtSe₂ van der Waals heterojunction," *RSC Adv.*, no. 7, vol. 1, pp. 45393–45399, Sep. 2017.
- [22] D. K. Schroder, Semiconductor Material and Device Characterization. New York, NY, USA: Wiley, 1998.

- [23] W. Zhang, J. Qin, Z. Huang, and W. Zhang, "The mechanism of layer number and strain dependent bandgap of 2D crystal PtSe₂," *J. Appl. Phys.*, vol. 122, no. 20, pp. 205701-1– 205701-5, Nov. 2017.
- [24] F. Lacy, "Developing a theoretical relationship between electrical resistivity, temperature, and film thickness for conductors," *Nanoscale. Res. Lett.*, vol. 6, no. 636, pp. 1–14, Dec. 2011.
- [25] D. Gall, "Electron mean free path in elemental metals," J. Appl. Phys., vol. 119, no. 8, pp.
 085101-1–085101-5, Feb. 2016.
- [26] B. Qiu, Z. Tian, A. Vallabhaneni, B. Liao, J. M. Mendoza, O. D. Restrepo, X. Ruan, G. Chen, "First-principles simulation of electron mean-free-path spectra and thermoelectric properties in silicon," *Europhys. Lett.*, vol. 109, no. 5, pp. 57006-p1–57006-p2, Mar. 2015.

Vita

Lei Li received his B.S degree in electrical engineering from University of Science and Technology of China, Hefei, China in 2016. He is currently a Ph.D. candidate of Electrical Engineering at Lehigh University, Bethlehem, PA, USA. His research interest includes microwave devices, simulation and circuits. With this thesis, he will get a Master of Sciences degree in Electrical Engineering at Lehigh University in May 2018.