Library and
Learning Resources

Fall 2018

# Advanced topologies of high-voltage-gain DC-DC boost converters for renewable energy applications 

Ahmad Alzahrani

Follow this and additional works at: https://scholarsmine.mst.edu/doctoral_dissertations
Part of the Electrical and Computer Engineering Commons
Department: Electrical and Computer Engineering

## Recommended Citation

Alzahrani, Ahmad, "Advanced topologies of high-voltage-gain DC-DC boost converters for renewable energy applications" (2018). Doctoral Dissertations. 2716.
https://scholarsmine.mst.edu/doctoral_dissertations/2716

This thesis is brought to you by Scholars' Mine, a service of the Missouri S\&T Library and Learning Resources. This work is protected by U. S. Copyright Law. Unauthorized use including reproduction for redistribution requires the permission of the copyright holder. For more information, please contact scholarsmine@mst.edu.

# ADVANCED TOPOLOGIES OF HIGH-VOLTAGE-GAIN DC-DC BOOST CONVERTERS FOR RENEWABLE ENERGY APPLICATIONS 

 by
## AHMAD SAEED Y. ALZAHRANI

## A DISSERTATION

Presented to the Graduate Faculty of the MISSOURI UNIVERSITY OF SCIENCE AND TECHNOLOGY

In Partial Fulfillment of the Requirements for the Degree

DOCTOR OF PHILOSOPHY
in

ELECTRICAL ENGINEERING

2018

Approved by

Mehdi Ferdowsi, Advisor
Jonathan Kimball
Pourya Shamsi
Donald Wunsch
Ali Rownaghi

Copyright 2018
AHMAD SAEED Y. ALZAHRANI
All Rights Reserved

## PUBLICATION DISSERTATION OPTION

This dissertation consists of the following four articles which have been submitted for publication, or will be submitted for publication as follows:

Paper I: Pages 14-51 are submitted to IEEE ACCESS.
Paper II: Pages 52-85 are submitted IEEE transactions on Power Electronics.
Paper III: Pages 86-119 are submitted to IEEE Journal of Emerging and Selected Topics in Power Electronics.

Paper IV: Pages 120-143 are submitted to IEEE Transactions on Industrial Electronics


#### Abstract

This dissertation proposes several advanced power electronic converters that are suitable for integrating low-voltage dc input sources, such as photovoltaic (PV) solar panels, to a high voltage dc bus in a $200-960 \mathrm{~V}$ dc distribution system. The proposed converters operate in the continuous conduction mode (CCM) and offer desirable features such as lowvoltage stresses on components, continuous input currents, and the ability to integrate several independent dc input sources. First, a family of scalable interleaved boost converters with voltage multiplier cells (VMC) is introduced. Several possible combinations of Dickson and Cockcroft-Walton VMCs are demonstrated and compared in terms of the voltage gain, number of components, and input current sharing. This dissertation also presents a novel VMC structure called Bi-fold Dickson. The novel VMC offers equal current sharing between phases regardless of the number of stages, voltage ripple cancellation at each stage, and does not require an output diode. A family of high-voltage-gain multilevel boost converters is presented, with detailed example of the hybrid flyback and three-level boost converter. In this family, the effective frequency seen by the magnetic element is multiple times the switching frequency, and therefore smaller magnetic devices can be used. Theory of operations, steady-state analysis, component selections, simulation, and efficiency analysis are included for each proposed converter. The operation of the proposed converters was further verified with $80-200 W$ hardware prototypes.


## ACKNOWLEDGMENTS

I would like to express my deepest and sincerest gratitude to my advisor, Dr. Mehdi Ferdowsi for his outstanding guidance, leadership, understanding and patience throughout my Ph.D. research, without him this dissertation would not have been completed. His vivid demonstrations of power electronics and professional guidance helped me to come up with ideas and organize my thoughts.

I would like to thank to Dr. Pourya Shamsi, Dr. Donald Wunsch, Dr. Ali Rownaghi and Dr. Jonathan Kimball for their invaluable support, academic guidance and for kindly agreeing to be on my committee. I would like to thank Dr. Kimball for tips and tricks he taught me about PCBs and giving me the opportunity to mentor NSF REU students.

I would like to thank my colleagues and lab mates and Md. Rashidulzzaman, Tamal Paul and Haidar Almubarak for helping me during my research time. Special thanks to the ECE front office Carol, Jony, and Erin for helping me. I would like also to thank staff of the graduate studies and the library for providing me with advices and assistance.

I would like to thank Najran University, Saudi Arabian Cultural Mission, and Ministry of Education in Saudi Arabia for the opportunity to pursue my graduate degrees and for the support.

Finally, I am indebted to my family for their unconditional love and support throughout all aspects of my life.

## TABLE OF CONTENTS

> Page
PUBLICATION DISSERTATION OPTION ..... iii
ABSTRACT ..... iv
ACKNOWLEDGMENTS ..... v
LIST OF ILLUSTRATIONS ..... xi
LIST OF TABLES ..... xvii
SECTION

1. INTRODUCTION ..... 1
1.1. OVERVIEW ..... 1
1.2. LITERATURE REVIEW ..... 3
1.2.1. Conventional Boost Converter ..... 3
1.2.2. Cascaded and Stacked Boost Converters ..... 4
1.2.3. Three-level Boost Converter ..... 7
1.2.4. Isolated Converters ..... 8
1.2.5. Switched Capacitors and Hybrid Boost Converters ..... 9
1.2.6. Interleaved Boost Converters ..... 10
1.3. RESEARCH CONTRIBUTION ..... 12
PAPER
I. A FAMILY OF NON-ISOLATED INTERLEAVED BOOST CONVERTERS WITH VOLTAGE MULTIPLIER CELLS ..... 14
ABSTRACT ..... 14
2. INTRODUCTION ..... 15
3. THEORY OF OPERATION AND GENERAL STRUCTURE OF THE PROPOSED FAMILY ..... 17
2.1. INTERLEAVED BOOST STAGE ..... 18
2.2. VOLTAGE MULTIPLIER STAGE ..... 23
2.3. TOPOLOGIES OF A TWO-PHASE INTERLEAVED BOOST CONVERTER WITH VMCS ..... 27
2.4. POSSIBLE MODIFICATIONS TO THE TOPOLOGIES ..... 28
2.4.1. Convert a Floating Output Converter to Grounded Output ..... 28
2.4.2. Modification to Make the Converter Isolated ..... 29
2.4.3. Connecting Two Different VMCs to Obtain the Overall Nonuniform Converter ..... 30
4. MODES OF OPERATION AND STEADY-STATE ANALYSIS OF AN EXAMPLE CONVERTER ..... 30
3.1. MODE 1: BOTH MOSFETS ARE ON ..... 31
3.2. MODE 2: $S_{1}$ IS ON AND $S_{2}$ IS OFF ..... 33
3.3. MODE 3: $S_{1}$ IS OFF AND $S_{2}$ IS ON ..... 33
3.4. STEADY-STATE VOLTAGE GAIN ..... 33
5. COMPONENT SELECTIONS AND EFFICIENCY ANALYSIS ..... 34
4.1. INDUCTOR SELECTION ..... 36
4.2. ACTIVE SWITCHES SELECTION ..... 37
4.3. DIODE SELECTION ..... 37
4.4. CAPACITOR SELECTION ..... 38
6. POWER LOSSES AND EFFICIENCY ANALYSIS ..... 38
7. SIMULATION ..... 40
8. EXPERIMENTAL IMPLEMENTATION AND RESULTS ..... 40
9. CONCLUSION ..... 47
REFERENCES ..... 47
II. HIGH-VOLTAGE-GAIN DC-DC STEP-UP CONVERTER WITH BI-FOLD DICKSON VOLTAGE MULTIPLIER CELLS ..... 52
ABSTRACT ..... 52
10. INTRODUCTION ..... 53
11. CONSTRUCTION OF BI-FOLD DICKSON SC/VMCS ..... 57
12. THE PROPOSED TOPOLOGY INTRODUCTION AND THEORY OF OPERATION ..... 58
13. MODE ANALYSIS AND STEADY STATE VOLTAGE GAIN ..... 59
4.1. $\operatorname{MODE} 1\left(T_{0}-T_{1}\right) \operatorname{AND}\left(T_{2}-T_{3}\right): \operatorname{BOTH} Q_{1}$ AND $Q_{2}$ ARE ON ..... 59
4.2. $\operatorname{MODE} 2\left(T_{1}-T_{2}\right): Q_{1}$ IS ON AND $Q_{2}$ IS OFF ..... 59
4.3. $\operatorname{MODE} 3\left(T_{3}-T_{4}\right): Q_{1}$ IS OFF AND $Q_{2}$ IS ON ..... 62
14. DISCONTINOUS CONDUCTION MODE AND BOUNDARY CON- DUCTION MODE ..... 66
5.1. DCM OPERATION ..... 66
5.1.1. Mode 1 ..... 67
5.1.2. Mode 2 ..... 67
5.1.3. Mode 3 ..... 67
5.1.4. Mode 4 ..... 67
5.1.5. Mode 5 ..... 67
5.1.6. Steady-state Analysis ..... 68
5.2. BOUNDARY CONDUCTION MODE (BCM) ..... 69
15. COMPONENTS SELECTION AND EFFICIENCY CALCULATIONS ..... 70
6.1. INDUCTOR SELECTION ..... 70
6.2. ACTIVE SWITCH SELECTION ..... 71
6.3. DIODE SELECTION ..... 72
6.4. CAPACITORS SELECTION ..... 73
6.5. EFFICIENCY ANALYSIS ..... 73
16. SIMULATION ..... 75
17. EXPERIMENTAL IMPLEMENTATION AND RESULTS ..... 77
18. CONCLUSION ..... 82
REFERENCES ..... 82
III. A FAMILY OF HIGH-VOLTAGE-GAIN MULTILEVEL BOOST CONVERT- ERS ..... 86
ABSTRACT ..... 86
19. INTRODUCTION ..... 87
20. PROPOSED FAMILY OF MULTILEVEL BOOST CONVERTER WITH HIGH GAIN ..... 89
2.1. INTERLEAVING ..... 89
2.2. HIGH GAIN CELLS ..... 91
21. EXAMPLE CONVERTER ..... 95
3.1. THEORY OF OPERATION ..... 95
22. COMPONENT SELECTIONS AND EFFICIENCY ANALYSIS ..... 100
4.1. ACTIVE SWITCHES ..... 100
4.2. DIODES ..... 101
4.3. CAPACITORS ..... 101
4.4. COUPLED INDUCTORS ..... 102
4.5. THE LOSS ANALYSIS ..... 102
23. SIMULATION ..... 103
5.1. PHOTOVOLTAIC SOURCE SIMULATION ..... 106
5.2. MPPT CONTROL ..... 109
24. EXPERIMENTAL ..... 109
25. CONCLUSIONS ..... 110
REFERENCES ..... 115
IV. A FAMILY OF INTERLEAVED STEP-UP TOPOLOGIES USING SINGLE- SWITCH MULTISTAGE BOOST CONVERTERS AND VOLTAGE MULTI- PLIER CELLS ..... 120
ABSTRACT ..... 120
26. INTRODUCTION ..... 121
27. THEORY OF OPERATION AND STEADY-STATE ANALYSIS ..... 123
2.1. MODE 1: BOTH ACTIVE SWITCHES ARE ON ..... 124
2.2. $\operatorname{MODE} 2: Q_{1}$ IS ON AND $Q_{2}$ IS OFF ..... 129
2.3. $\operatorname{MODE} 3: Q_{1}$ IS OFF AND $Q_{2}$ IS ON ..... 129
2.4. STEADY-STATE ANALYSIS AND STATIC VOLTAGE GAIN ..... 130
28. COMPONENTS SELECTION AND EFFICIENCY ANALYSIS ..... 132
3.1. ACTIVE SWITCHES ..... 132
3.2. DIODES ..... 133
3.3. INDUCTORS ..... 133
3.4. CAPACITORS ..... 135
3.5. EFFICIENCY ANALYSIS ..... 135
29. EXPERIMENTAL IMPLEMENTATION AND RESULTS ..... 136
30. CONCLUSIONS ..... 140
REFERENCES ..... 140
SECTION
31. SUMMARY AND CONCLUSIONS ..... 144
REFERENCES ..... 146
VITA ..... 157

## LIST OF ILLUSTRATIONS

Figure ..... Page

## SECTION

1.1. The conventional boost converter ..... 4
1.2. The efficiency and gain of the conventional boost converter considering the conduction loss of the inductor. ..... 5
1.3. Cascaded conventional boost converter (a) two stage (b) $m$ stages ..... 6
1.4. Single-switch multistage boost converter (a) two stages (b) three stages ..... 6
1.5. Stacked boost converter a) Quadratic b) Quartic ..... 7
1.6. Three level boost converter a) schematic b) equivalent circuit to mode 1 where both active switches are ON c) equivalent circuit to mode 2 d ) equivalent circuit to mode 3 ..... 8
1.7. Examples of isolated Dc-dc topologies converter a) two-switch flyback con- verter b) two-switch forward converter c) Voltage-fed half-bridge converter d) dual active bridge converter e) Full-bridge converter ..... 9
1.8. Example of common switched capacitor circuits a) Cascaded voltage doubler b) Fibonacci SC c) Dickson SC d) Series parallel SC ..... 10
1.9. Hybrid boost converter with a) Cockcroft-walton VMC b) Dickson VMC ..... 10
1.10. Interleaved boost converter with coupled inductors and voltage multipliers ..... 11
PAPER I

1. General structure of the proposed family: (a) with output diode and capacitor(b) with LC filter output18
2. Reduction of energy storage at multiple phases. In case of two phases, the required energy storage is reduced by $50 \%$. ..... 19
3. The normalized current ripples with respect to a single phase boost converter ..... 21
4. Interleaved boost stage with output waveforms: (a) two phases (b) three phases. ..... 215. The switching pattern for the two-phase interleaved boost converter. The activeswitches are driven by two out of phase signals, and the converter operates inthree modes of operation in the CCM.22
5. The switching pattern for a three-phase interleaved boost converter. The converter is driven by three signals with a phase shift of $120^{\circ}$, and the converter operates at four modes of operation in the CCM. ..... 22
6. Two main voltage multiplier cells: (a) Dickson VMC (b) Cockcroft-Walton VMC. ..... 23
7. Various topologies belong to the interleaved boost converter with voltage multiplier cells (group A-D). The output is filtered using an output diode and a capacitor filter. ..... 24
8. Various topologies belong to the interleaved boost converter with voltage multiplier cells (group E-H): with an output diode and a capacitor filter. ..... 25
9. Using an output LC filter instead of a diode-capacitor for the same groups aforementioned. ..... 26
10. Modification to convert a floating output converter to a grounded output converter. ..... 28
11. Group A and F can be converted to have a grounded output. Both have an ideal voltage gain of $M=\frac{N+1}{1-d}$, which is $\frac{N}{1-d}$ less than the ones with floating outputs. ..... 29
12. The presented family can be modified by adding an isolation device to meet the isolation requirement and improve the voltage gain. ..... 29
13. Example of nonuniform topologies. The converter features two different types of VMCs, a cell from group F and Cockcroft-Walton VMC. ..... 30
14. Example converter; an interleaved boost stage with a 3 level VMC ..... 32
15. Modes of operation of the example converter; (a) mode 1 (b) mode 2 (c) mode 3 ..... 32
16. The example converter can convert the voltage from two independent power sources. ..... 35
17. Simulation waveforms of voltages and currents across semiconductor switches and inductors ..... 41
18. Simulation waveforms of the capacitors' voltage and the output voltage in the steady-state ..... 41
19. Simulation of the capacitors' currents ..... 42
20. Simulation waveforms of the diodes' currents ..... 42
21. Efficiency analysis of the example converter; the actual losses (left) and the loss breakdown (right) ..... 43
22. The hardware prototype and the experimental setup ..... 44
23. Experimental results of the voltage across the active switches and the diodes ..... 45
24. Experimental results of the voltage across the capacitors ..... 45
25. Experimental results of the input current, inductor currents, active switches and diode currents ..... 46
26. Experimental results of the capacitors' currents and the output current ..... 46
PAPER II
27. Application of a high-gain DC-DC converter ..... 55
28. The construction of a bi-fold Dickson cell. The BD cell is constructed using two conventional Dickson cells, and one of the cells is rotated by $180^{\circ}$. Then, they are connected so that a single VMC stage consists of two complementary switches and two capacitors ..... 56
29. Implementation of a bi-fold Dickson switched capacitor (left) and a bi-fold voltage multiplier cell (right) with $N=4$. ..... 56
30. Several examples of using bi-fold Dickson VMC in various power electronics topologies. The VMC can be used in (a) a voltage-fed circuit, (b) a current fed circuit, (c-d) AC rectification circuits, and (d-e) interleaved high-voltage-gain DC-DC circuits. ..... 56
31. Interleaved boost converter with Dickson voltage multiplier a) $N=1$ and $\frac{V_{o}}{V_{\text {in }}}=\frac{2}{1-d}$ b) $N=2$ and $\frac{V_{o}}{V_{i n}}=\frac{4}{1-d}$ c) Interleaved boost converter with a Greinacher VMC, which has the same gain as (b). d) The proposed converter with $N=3$ and a gain of $\frac{V_{o}}{V_{\text {in }}}=\frac{6}{1-d}$. The analysis, simualtion, and experiment are based on this topology. ..... 60
32. Switching pattern of two-phase boost converter. The phase shift between the active switches' duty cycles yields three modes of operation. ..... 61
33. Modes of operation: (a) Mode 1, both $Q_{1}$ and $Q_{2}$ are ON; (b) Mode 2: $Q_{1}$ is ON and $Q_{2}$ is OFF; (c) Mode 3: $Q_{1}$ is OFF and $Q_{2}$ is ON ; ..... 61
34. Interleaved boost stage waveforms. Voltage and currents of the active switches (left) and voltage and currents of the inductors (right) ..... 62
35. Voltage stress on the diodes ..... 62
36. Voltage gain vs. the duty cycle at different numbers of VMC stages. ..... 65
37. Waveforms of the DCM mode of operation ..... 66
38. DCM modes: a) mode 4 , when $i_{L_{2}}$ hits the zero b) mode 5 , when $i_{L_{1}}$ hits the zero ..... 67
39. The gain of the converter at $\tau=1.25 \times 10^{-3}$ ..... 69
40. The boundary between CCM and $\mathrm{DCM} \tau_{B C M}$ at different numbers of bi-fold VMC cells. ..... 70
41. Voltages and currents of active switches (left) and inductors (right) ..... 76
42. Voltage and current stress through diodes ..... 76
43. Voltage and current stress on capacitors. The voltage ripples are partially canceled ..... 76
44. The hardware prototype of the proposed converter (left) and the thermal image of the proposed converter operating at 100 W (right) ..... 78
45. Inductor currents and smooth pre-filtered input current (left) and active switches currents (right) ..... 79
46. Voltage stress across active switches and diodes ..... 79
47. Capacitor voltages and AC voltage ripples ..... 80
48. Loss (left) and loss distribution (right) of the converter as a function of the load. ..... 80
49. Diode currents (upper waveforms) and capacitor currents (lower waveforms) ..... 81
50. Efficiency of the converter at different loads ..... 81
PAPER III1. Interleaving types: a) is vertical interleaving using three or multilevel struc-tures, b) interleaving by paralleling two converters and c) mixing both tech-niques to increase the effective frequency of the magnetic element and reducethe conduction power loss of the inductor90
51. Multilevel boost converter topologies: (a) TLB (b) Four-level boost converter, (c) Floating interleaved TLB, (d) Interleaved TLB and (e) Interleaved four level boost converter. ..... 92
52. Multilevel boost converter topologies with high coupled inductors cell: (a) TLB with coupled inductors and (b) Four-level boost converter with coupled inductors ..... 92
53. Multilevel boost converter topologies with high switched-inductor cell: (a) TLB with switched-inductor cell and (b) Four-level boost converter with switched-inductor cell ..... 93
54. Multilevel boost converter topologies with high switched-inductor cell: (a) TLB with switched-inductor cell and (b) Four-level boost converter with switched-inductor cell ..... 93
55. Hybrid multilevel with flyback converter: (a) Hybrid TLB with flyback, (b) Hybrid interleaved TLB with flyback and (c) hybrid four-level boost with flyback ..... 94
56. The switching pattern of the example converter. The two active switches have the same duty cycle, and they are $180^{\circ}$ out of phase ..... 95
57. Modes of operation: a) mode 1: $Q_{1}$ and $Q_{2}$ are $\mathrm{ON}, \mathrm{b}$ ) mode 2: $Q_{1}$ is ON and $Q_{2}$ is OFF and c) mode 3: $Q_{1}$ is OFF and $Q_{2}$ is ON ..... 96
58. Gain of the converter ..... 99
59. Voltage gain of the converters listed in Table. 1 ..... 99
60. Voltage stress across switched (left) and current passing through switches (right) 104
61. Input, output and capacitors waveforms. The voltage waveforms (left) and current waveforms (right) ..... 105
62. Simulated loss breakdown at 80 W ..... 105
63. The I-V curve (top) and P-V curve (bottom) at the standard conditions. The maximum power point is about 136 W , and the fill factor is about 0.574 . ..... 107
64. Temperature's effect on the I-V and P-V curves. As the temperature increases, the output power of the PV is reduced ..... 108
65. Irradiance's effect on the output of the PV panel. The figure shows that there is a strong correlation between the current of the PV panel and the irradiance level. ..... 108
66. MPPT algorithm used to control the proposed converter ..... 110
67. Effect of step size on the performance of the algorithm a) small step size b) large step size c) adaptive with $\frac{\Delta D}{i}$ ..... 111
68. The simulated results of the converter with MPPT: a) Performance of the controller b) Solar irradiance ..... 112
69. Hardware prototype ..... 112
70. The voltage stress across the active switches (left) and the voltage stress across the diodes (right) ..... 113
71. The voltage across the capacitors (left) and the ac components across the capacitors voltage (right) ..... 113
72. Experimental results of the output voltage and the voltage ripple across the output voltage ..... 114
73. Input current and active switch currents (left) and diodes currents (right) ..... 114
74. Efficiency of the proposed converter. Comparison between simulated and experimental efficiency ..... 115
PAPER IV
75. The general structure of the proposed converter a) both phases have a multistage boost converter and fed by a single source $b$ ) phases have different numbers of stages and are fed by a single source c) both phases have the same number of cascaded boost stages but they are fed by two independent sources d) each phase has different number of stages and they are fed by two independent voltage sources.) ..... 124
76. Multistage boost converters a) Quadratic cell with grounded capacitor, b) Cubic cell with grounded capacitors, c) Quadratic cell with floating capacitor, and d) Cubic cell with floating capacitors ..... 125
77. Different variations of the proposed converter (a) Schematic of the proposed converter with 3 stages (cubic) and no VMC, (b) another interleaved cubic boost converter with one stage of cross capacitor VMC, and (c) interleaved cubic boost converter with one Cockcroft-Walton cell. ..... 126
78. $\quad$ Schematic of the proposed converter with $k$ boost stages and $N$ voltage mutli- plier cells. The voltage gain is $\frac{2 N}{(1-d)^{k}}$ ..... 127
79. Schematic of the proposed converter with 3 stages (cubic) and 3 voltage mutliplier cells (tripler) and implemented using MOSFETs instead of diodes to reduce the conduction loss. ..... 127
80. Schematic of the proposed converter with $k=2$ and $N=2$ ..... 128
81. Equivalent circuits to a) mode 1: both active switches are $\mathrm{ON}, \mathrm{b}$ ) mode 2: $Q_{1}$ is ON and $Q_{2}$ is OFF, and c) mode 3: $Q_{1}$ is OFF and $Q_{2}$ is ON ..... 128
82. The voltage gain of the proposed converter with different numbers of boost stages $k$ and voltage multiplier cells $N$ ..... 131
83. Hardware prototype ..... 137
84. Voltage waveforms of the active switches and the diodes. ..... 137
85. Voltage waveforms of the capacitors, the output load and the ac components of the output voltage. ..... 138
86. Current passing through the active switches, inductors and diodes $D_{11}-D_{23}$ ..... 138
87. Currents waveforms of the VMC diodes, VMC capacitors and $C_{a 1}$ and $C_{a 2}$ ..... 139
88. The efficiency of the hardware prototype and the simulated efficiency ..... 139

## LIST OF TABLES

Table ..... Page
SECTION
1.1. Common design goals in dc-dc converters ..... 2
PAPER I

1. Comparison of different interleaved DC-DC converters ..... 31
2. Output voltage at different cases of the input current and duty cycles ..... 35
3. List of Parameters used in simulation ..... 42
4. List of Components used for the hardware prototype ..... 44
PAPER II
5. Output voltage at different cases ..... 64
6. Comparison between Different Topologies ..... 66
7. List of parameters used in the simulation ..... 76
8. Component Listing for the Hardware Prototype ..... 77
PAPER III
9. Comparison between different converters ..... 94
10. List of parameters used in the simulation ..... 106
11. Characteristics of PVL-136 solar panel ..... 107
12. The parameter extraction of $P V L-136$ ..... 107
13. Component Listing for the Hardware Prototype ..... 112
PAPER IV
14. Output voltage at different cases when the number of stages are even ..... 131
15. Comparison between different topologies ..... 132
16. Diode average and RMS currents ..... 133
17. Inductor peak and RMS currents ........................................................ 134
18. Efficiency analysis for components..................................................... 135
19. Component Listing for the Hardware Prototype ....................................... 136

## SECTION

## 1. INTRODUCTION

### 1.1. OVERVIEW

The use of high-voltage-gain power converters was limited in the past to a few applications such as supplying power to plasma display panels and integrating batteries to an uninterruptible power supply [1, 2]. Today, high-voltage-gain converters are being used in a wide variety of applications such as radar systems, dc distribution systems, renewable energy harvesting, and data centers. Integrating renewable energy into the electric power grid encourages the use of high-voltage-gain converters to boost the voltage of the renewable energy sources to be suitable for integration to a 400 V dc distribution system. The use of dc distribution has several advantages over the use of an ac distribution system regarding the number of conversion units, price, and power quality. Therefore, using a high-voltagegain dc-dc converter, one can convert the unregulated low-output voltage of a solar panel to a regulated high-voltage output. Also, the high-voltage-gain converter can extract the maximum power. Several topologies can be used as a high-voltage-gain converter system. However, there is not yet a preferred step-up topology for all applications.

The design goals of power electronic converters vary from application to application, but the most common goals are maximum performance, high power density, or minimum cost. To achieve better performance of the converter, one needs to operate the converter at a suitable frequency, where the switching and core losses are lowest. Also, the passive components should be large enough to reduce the voltage and current ripples. However, decreasing the switching frequency limits the bandwidth of the controller and increases the size of the passive components. High power density of the converter can be achieved

Table 1.1. Common design goals in dc-dc converters

| Design goal | Techniques used | Challenges |
| :--- | :--- | :--- |
| Maximum | - Low switching frequency to reduce the switching loss | - Low bandwidth for control |
| performance | - Sizable passive component to reduce the voltage and current ripples | - Low power density |
| Maximum | - High switching frequency | - Thermal constraints |
| power density | - Topologies with small magnetic elements or switched capacitor techniques | - Electromagnetic interference |
| Minimum cost | - Low cost components, usually old and Less-efficient components | - Performance |

by either increasing the switching frequency so that passive components are minimized, or finding topologies that require no or very little magnetic storage, such as switched capacitors or resonant switched capacitors. The heat dissipation in the semiconductors and electromagnetic interference are the main hurdles in designing a converter with a very high power density. The total cost of a power converter can be reduced simply by using low-cost components or by designing topologies that require a low count of components. However, obtaining good performance and high efficiency with spending less money is very difficult to achieve. Table 1.1 summarizes the techniques used for the common goal and challenges associated with it.

The common design goals can be even more difficult to achieve in designing high-voltage-gain step-up converters because of the drawbacks of the existing topologies, such as the high voltage stress across components and insufficient voltage gain. Topologies with high voltage stress across components require components with a high voltage rating, which have higher conduction and switching losses. The ideal topology for a high-voltagegain conversion system would be a topology with a low number of components, high efficiency, low cost, high voltage gain, low weight, small size, high power density, easy integration capability, and high reliability. Practically, the ideal topology is not possible nowadays for several reasons, such as the limitation of operating frequency due to the
losses incurred in the magnetic cores [3, 4] and the high cost of the efficient components and new technologies [5, 6]. In renewable energy applications, the dc-dc topologies need to have specific features, such as drawing continuous and smooth input current and the ability to integrate several different types of power sources. Interleaved high-voltage-gain converters can be fed by several independent voltage sources and have high ac components due to interleaving on the input current, which makes them filtered out easily, and obtain an accurate measurement of the input current to perform maximum power point tracking.

### 1.2. LITERATURE REVIEW

1.2.1. Conventional Boost Converter. The conventional boost converter is the simplest step-up dc-dc topology. It has only four power-stage elements: an inductor, a low-side MOSFET, a diode, and an output capacitor, as shown in Figure 1.1 [7-9]. The ideal voltage gain of the converter is given by

$$
\begin{equation*}
\frac{V_{o}}{V_{i n}}=\frac{1}{1-d} \tag{1.1}
\end{equation*}
$$

where $d$ is the duty cycle, which is the percent of ON time to the switching time period. The conventional boost converter, in theory, can provide a high voltage gain at an extremely high duty cycle, but practically speaking, it cannot be used as a high-voltage-gain converter because of several reasons. First, working with extremely high duty cycles compromises the efficiency and increases the voltage stress across components. Figure 1.2 shows that voltage gain and efficiency versus the duty cycles considering only the conduction loss of the inductor, which is normalized to the output power. The high voltage gain is limited to duties higher than 0.9 and with low efficiency. Considering other conduction losses of the switches, the voltage gain is significantly reduced and the efficiency is severely compromised. The output diode has to block the output voltage, and in high power applications, it may suffer


Figure 1.1. The conventional boost converter
from the reverse recovery phenomena. Another disadvantage is that the magnetic element that ensures continuous conduction mode would be massive, which increases the weight of the converter and decreases the power density. [7]
1.2.2. Cascaded and Stacked Boost Converters. Cascading two or more conventional boost converters increases the voltage gain without operation at extremely high duty cycle $[10,11]$. Figure 1.3 (a) shows a two-stage cascaded boost converter, which is a quadratic boost converter with voltage gain given by

$$
\begin{equation*}
\text { Gain }_{\text {ideal }}=\frac{V_{o}}{V_{i n}}=\frac{1}{(1-d)^{2}} \tag{1.2}
\end{equation*}
$$

The efficiency of a converter with two cascaded boost converters is given by

$$
\begin{equation*}
\eta_{\text {overall }_{2}}=\eta_{1} \eta_{2} \tag{1.3}
\end{equation*}
$$

More conventional boost converter can be cascaded [12], as shown in Figure 1.3(b), and the voltage gain of the cascaded converter is given by

$$
\begin{equation*}
\operatorname{Gain}_{i d e a l}=\frac{V_{o}}{V_{i n}}=\frac{1}{(1-d)^{m}} \tag{1.4}
\end{equation*}
$$



Figure 1.2. The efficiency and gain of the conventional boost converter considering the conduction loss of the inductor.
where $m$ is the number of the cascaded converters. The overall efficiency of $m$ stages can be given by

$$
\begin{equation*}
\eta_{\text {overall }_{m}}=\prod_{n=1}^{m} \eta_{n} \tag{1.5}
\end{equation*}
$$

The drawback of cascading two or more boost converters is that the power is being processed twice, which might compromise the overall efficiency. Another disadvantage is the voltage stress across the active switch and diode of the output stage, which is still as high as the ones in the conventional boost converter. Single-switch cascaded converter has the same gain as the cascaded boost converter but with a reduced number of active switches, as shown in Figure 1.4. Using single switch leads to fewer gate driver circuitry components and lower overall cost. However, the stages cannot be independently controlled as in the cascaded boost converter [2, 13-15].


Figure 1.3. Cascaded conventional boost converter (a) two stage (b) $m$ stages

(b)

Figure 1.4. Single-switch multistage boost converter (a) two stages (b) three stages


Figure 1.5. Stacked boost converter a) Quadratic b) Quartic

Stacking two or more converters means that the output voltage equals the sum of converters output. Several stacked converters are introduced in the literature to increase the voltage gain [16-19]. Figure 1.5 shows an example of a stacked converter [20]. The example converter has gain of

$$
\begin{equation*}
\frac{V_{o}}{V_{i n}}=\frac{1}{(1-d)^{n}} \tag{1.6}
\end{equation*}
$$

where $n$ is the number of series capacitors. The drawbacks of this type of converter is the voltage balance across the output capacitors if they have large numbers.
1.2.3. Three-level Boost Converter. Three-level boost was first introduced to mitigate the voltage stress across the output diode of the conventional boost converter and reduce the size of magnetic elements by increasing the effective frequency [21]. The threelevel boost converter consists of an inductor, two active switches, two diodes, two output capacitors and a floating output, as shown in Figure 1.6(a). The converter has three modes of operation as shown in Figure 1.6(b-d), and their sequence control depends on the voltage balance between the output capacitors [22-25]. By defining the duty cycle with respect


Figure 1.6. Three level boost converter a) schematic b) equivalent circuit to mode 1 where both active switches are ON c) equivalent circuit to mode 2 d ) equivalent circuit to mode 3
to the switching frequency, the voltage gain of this converter is the same as the one of the conventional boost converter. Still this converter is impracticable to use for applications that necessitate high-voltage-gain converters because of the insufficient voltage gain.
1.2.4. Isolated Converters. Isolated converters can be used to increase the voltage by increasing the turns ratio of the transformer or the coupled inductor [26-28]. Isolated converters can be categorized based on the symmetry of the magnetic cycle of isolation device in the B-H loop [28]. Converters with an asymmetrical magnetic cycle, such as flyback and forward converters, where the magnetic operating point of the isolation device remains in the same quadrant. Converters with symmetrical magnetic cycles include the half-bridge converter, dual active bridge converter, full-bridge converter, and push-pull converter. Figure 1.7 shows the circuit diagram of some conventional isolated converters, which can be found in the literature [7, 8]. Isolated converters are required in applications where safety is crucial, such as medical devices. However, in other applications, non-isolated dc-dc topologies are more suitable because non-isolated converters have higher power density,


Figure 1.7. Examples of isolated Dc-dc topologies converter a) two-switch flyback converter b) two-switch forward converter c) Voltage-fed half-bridge converter d) dual active bridge converter e) Full-bridge converter
smaller size, and lower weight than the isolated ones. The voltage stress across switches in the isolated converters due to the spikes instigated by the leakage inductance. Therefore, energy circulation circuits are necessary.
1.2.5. Switched Capacitors and Hybrid Boost Converters. Switched capacitors (SCs) mainly consist of active switches and capacitors, and they can boost the voltage by charging and discharging capacitors. SC circuits do not use magnetic storage elements to transfer energy and therefore would significantly increase the power density and reduce the size and weight of the converter. Moreover, the SC circuit can be fabricated into an integrated chip (IC) and used in portable low-power electronics. Figure 1.8 shows examples of the most common SC circuits [29-32]. The disadvantage of using SC circuits is the regulation and the inherent losses. This type of circuit suffers from the discontinuity of the input currents and usually has a fixed output without the ability to increase the voltage using the pulse width modulation signal. Although several papers presented SC converters to have a variable output voltage, such as in [33, 34], the resolution of the conversion ratio is still limited.


Figure 1.8. Example of common switched capacitor circuits a) Cascaded voltage doubler b) Fibonacci SC c) Dickson SC d) Series parallel SC


Figure 1.9. Hybrid boost converter with a) Cockcroft-walton VMC b) Dickson VMC

Hybrid boost converters combine the switched capacitor or voltage multiplier cell with the CBC to increase the overall voltage gain, reduce the voltage stress across the switches, and reduce the critical inductance. A typical configuration of hybrid boost converters is shown in Figure 1.9, where the CBC is attached to Cockcroft-Walton or Dickson VMC. Although the voltage gain of the converter is high, the efficiency of such converter is compromised by the conduction losses in the high-current loop, which is the loop that contains the inductor and the active switch.
1.2.6. Interleaved Boost Converters. The interleaving technique connects two or more conventional boost converters on parallel, and switches them with a phase shift between phases [35, 35-37]. The current will be shared among phases, and therefore the current


Figure 1.10. Interleaved boost converter with coupled inductors and voltage multipliers
stress is reduced as well as the conduction losses in the active switches and the magnetic elements. Interleaving two conventional boost converters increases the frequency of the input current and makes it easier to be filtered [38]. The voltage stress across the output diode, however, is still the same as in the conventional boost converter [39]. The voltage gain of the interleaved boost converter can be increased using VMC, coupled inductors, or both, such as in [40-42]. Figure 1.10 shows a two-phase interleaved boost converter with coupled inductors and VMCs. Using both VMC and coupled inductors, the voltage gain becomes a function of the turns ratio, VMC stages, and the duty cycles, which makes the converter scalable and has a wide range of output voltage. However, using coupled inductors might require energy circulation circuits and snubbers to reduce the voltage spikes across the switches.

The research in this dissertation is motivated by the drawbacks of the aforementioned topologies. Therefore, several topologies are presented to improve the existing topologies and attain desirable features, such as low voltage stresses and low voltage and current ripples.

### 1.3. RESEARCH CONTRIBUTION

This dissertation presents several novel DC-DC converter topologies suitable for renewable energy applications.

Paper I introduces a family of an interleaved high-voltage-gain boost converters with extended voltage multiplier cells. This group of converters has the capability of converting low input voltages ( $12-48 \mathrm{~V}$ ) to high output voltages, such as $380 / 400 \mathrm{~V}$ DC bus. The general structure of the family consists of two stages: an interleaved boost stage and voltage multiplier cells. Either a single or multiple independent voltage sources can feed the interleaved boost stage, and each source can be controlled independently. The presented converters are compared, and the way of extending the voltage multiplier cells is illustrated. An example converter is provided, and its theory of operation and steady-state analysis is included. Then, the analysis results are verified by simulation and experimental results.

Paper II introduces an interleaved voltage multiplier with bi-fold Dickson voltage multiplier cells. The proposed converter in this paper also consists of two stages. However, the proposed topology has an enhanced VMC, which has two diodes and two capacitors per stage. The implementation bi-fold Dickson VMC and its derivation from original Dickson VMCs are illustrated, and their applicable use in various topologies are explained. The main advantage of the converter is the low voltage stress on all components; even the output capacitors share the output voltage equally. Another advantage is that the input current is shared between inductors equally regardless of the number of stages. Modes of operation and steady-state analysis are illustrated. The converter analysis is verified by simulation and A 200 - $W$ hardware prototype.

Paper III Introduces a hybrid flyback and multilevel boost converters to be used as a high voltage gain DC-DC converter. The proposed converter has advantages of vertical interleaving, which can multiply the effective frequency seen by the magnetic element and therefore reduce the size and magnetic storage requirement. The converter uses a flyback transformer to increase the voltage gain by increasing the transformer turns ratio. The
converter has improvements over the conventional boost converter regarding the voltage stress across active switches and the effective frequency across the magnetic element. The proposed converter is an enhancement over the three-level boost converter for the voltage gain and over the fly-boost converter in terms of the required magnetic storage to operate in the continuous conduction mode.

Paper IV presents an interleaved switched-inductor boost converter with VMC. The proposed converter utilizes the self-lift cells to increase the voltage gain and reduce the inductors' currents so that the size of the inductors are reduced and the conduction power loss is also reduced. Few self-lift cells, both extended and basic, and some VMC can be used with the proposed converter. An example converter is illustrated with two basic self-lift cells with Cockcroft-Walton VMC cells.

## PAPER

# I. A FAMILY OF NON-ISOLATED INTERLEAVED BOOST CONVERTERS WITH VOLTAGE MULTIPLIER CELLS 

Ahmad Alzahrani, Pourya Shamsi, and Mehdi Ferdowsi<br>Departement of Electrical and Computer Engineering<br>Missouri University of Science and Technology<br>\{asakw9, shamsip, ferdowsi\}@mst.edu


#### Abstract

In this paper, a family of non-isolated interleaved high-voltage-gain DC-DC converters is presented. This family can be used in a wide variety of applications, such as in a photovoltaic systems interface to a high voltage DC distribution bus in a microgrid and an X-ray system power supply. The general structure of this family is illustrated and consists of two stages: an interleaved boost stage and a voltage multiplier stage. The interleaved boost stage is a two-phase boost converter, and it converts the input DC voltage to an AC square waveform. Moreover, using the interleaved boost stage increases the frequency of the AC components so that it can be easily filtered with smaller capacitors and, therefore, makes the input current smoother than the one from the conventional boost converter. The voltage multiplier cell (VMC) can be a Dickson cell, Cockcroft-Walton (CW), or a combination of the two. The VMC stage rectifies the square-shaped voltage waveform coming from the interleaved boost stage and converts it to a high DC voltage. Several combinations of VMCs and how they can be extended are illustrated, and the difference between them is


summarized so that designers can be able to select the appropriate topology for their applications. An example of this converter family is illustrated with detailed modes of operation, a steady-state analysis, and an efficiency analysis. The example converter was simulated to convert $20 V_{D C}$ to $400 V_{D C}$, and a 200 W hardware prototype was implemented to verify the analysis and simulation. The results show that the example has a peak efficiency of $97 \%$ of this family of converters and can be very suitable for interfacing renewable energy sources to a $400 V_{D C}$ DC distribution system.

Keywords: Interleaved, boost, Step-up, High-gain, DC-DC, Renewable, Microgrid, PV, DC distribution, VMC, Modular

## 1. INTRODUCTION

The total power generation from renewable energy sources has been increasing rapidly and is predicted to increase threefold in the near future [1, 2]. The transition from using conventional and depletable energy sources in electricity generation to renewable and sustainable sources requires adaptable power infrastructure and high-efficiency power electronic converters. The power electronics play an indispensable role in renewable energy sources' integration to the main electric grid. Using highly efficient power converters could help customers save energy and therefore increase the economic benefits [3, 4]. The renewable energy market necessitates not only efficient, but also versatile and multipurpose, converters. Recently, the idea of integrating a low voltage PV panel to a 400 V DC distribution bus became a research interest due to the advantage of the DC distribution bus over AC. The DC distribution system has less conversion units and better efficiency, power quality, and performance than the AC distribution systems [5-9]. Integration of a single PV panel to a 400 V DC distribution system requires a high-gain DC-DC converter [10].

Several topologies found in the literature can be used as high-gain DC-DC converters [11-22]. However, there is no superior solution for all applications. The most common topology used to step up the input voltage is the conventional boost converter, which is the
most straightforward step-up converter [23]. However, the conventional boost converter would not have enough voltage gain for integrating renewable energy sources to a 400 V , but if it were to have enough voltage gain, it would be only when operating at a higher duty cycle, which might lead to the appearance of reverse recovery phenomena and low overall efficiency, especially if the inductor DC equivalent resistance is high. Moreover, the required inductance to stay in the continuous conduction mode is very large, and therefore, the converter requires large and bulky magnetics [24, 25].

Cascaded boost converters were introduced to replace the conventional boost converter. Such solutions increase the overall voltage gain and allow each converter to operate at a lower duty cycle [26]. However, cascading two or more converters at least doubles the power being processed, and that might compromise the efficiency as well. Moreover, controlling cascaded converters requires that the output impedance of a converter be lower than the input impedance of the following converter to ensure stability [27]. That might lead to complications in the design and control. Stacking two or more converters helps by sharing the power among different converters and allows the use of lower current rating devices [28]. However, the overall voltage gain is still the same as the voltage gain of the conventional boost converter.

Several converters can achieve higher voltage by incorporating either coupled inductors or transformers [29,30]. Such topologies increase the voltage gain by increasing the turn ratio. However, several issues can arise. First, the leakage inductance can cause some voltage spikes across switching devices, and that might require some voltage clamp circuits. Second, incorporating such devices reduces the power density of the converter and increases the weight. Furthermore, the semiconductor materials will improve rapidly, while magnetic materials will not. Therefore, with the increase of switching frequency, the magnetic-based components might become the most significant culprits for power loss inside the converter. Thus, this paper introduces a family of converters that can have a high-voltage-gain ratio, continuous current, low stress across both active and passive de-
vices, and high power density. The proposed family consists of two stages: an interleaved boost stage and voltage multiplier cells. The interleaved boost stage reduces the variation of the input current so that it is easy to obtain more accurate measurements of the PV current to track the maximum power. The voltage multiplier cells increase the voltage gain and reduce the voltage stresses across switching devices. Moreover, the converter can achieve a high-voltage-gain ratio while operating at a lower duty cycle. The proposed family requires the lower value of critical inductance to keep the converter operating in the continuous conduction mode (CCM). The rest of the paper is structured as follows: Section 2 provides the theory of operation and the general structure of the proposed family. Section 3 presents different variations of the converter belonging to the proposed family. In Section 4, an example of the proposed converter is given and analyzed. In Section 5 and 6, the simulation and experimental results of the example converter are provided, respectively. Finally, conclusions and future work are described in Section 7.

## 2. THEORY OF OPERATION AND GENERAL STRUCTURE OF THE PROPOSED FAMILY

The general structure of the proposed family is shown in Figure 1, which consists of an interleaved boost stage followed by a voltage multiplier cell, and then it is either filtered using an output diode and capacitor capacitor as in Figure 1(a) or using an LC filter as shown in Figure 1(b). By using an output diode and a capacitor filter, the output of VMC is further increased by $\frac{1}{1-d}$ but the output current is discontinuous. On the contrary, when using an LC filter, the output voltage of the VMC is not increased, but the output current is continuous if the inductor is large enough to operate in the CCM mode. Several papers present members belonging to the proposed family [31-37]. However, no information about extending the VMC cells or the interleaved boost phases has been reported. The following sections present details about each stage of the proposed family.


Figure 1. General structure of the proposed family: (a) with output diode and capacitor (b) with LC filter output

### 2.1. INTERLEAVED BOOST STAGE

The IBC stage consists of two or more phases. Each phase consists of an inductor and a low-side active switch. Since the IBC stage is a current source, the active switches can be closed simultaneously with no need for a dead time insertion circuit as in the voltage-fed converters. A phase shift between the active switches is vital to reduce the current ripples from the input current and therefore reduce the size of the input filter. A recommended phase shift between active switches can be given by

$$
\begin{equation*}
\text { Shift }=\frac{360^{\circ}}{\phi} \tag{1}
\end{equation*}
$$

where $\phi$ is the number of interleaved phases, which is a positive integer greater than or equal to two. To ensure the continuity of the input current and to prevent a voltage-second imbalance in the inductors, the minimum duty cycle is given by

$$
\begin{equation*}
D \geq \frac{\phi-1}{\phi} . \tag{2}
\end{equation*}
$$



Figure 2. Reduction of energy storage at multiple phases. In case of two phases, the required energy storage is reduced by $50 \%$.

Besides reducing the current ripples, the interleaved boost stage reduces the magnetic storage. In the case of two-phase, and assuming the inductors share the input current equally, the reduction in the magnetic element is half as follows:

$$
\begin{equation*}
\frac{E_{2}}{E_{1}}=\frac{\frac{1}{2} L\left(\frac{I}{2}\right)^{2}+\frac{1}{2} L\left(\frac{I}{2}\right)^{2}}{\frac{1}{2} L I^{2}} \times 100=50 \% . \tag{3}
\end{equation*}
$$

The reduction for $E_{\phi}$ is given by $\kappa$ as

$$
\begin{equation*}
\kappa(\%)=\left(1-\frac{1}{\phi}\right) \times 100 . \tag{4}
\end{equation*}
$$

Figure 2 shows the percentage of the reduction of a different number of phases. The reduction becomes insignificant as the number of phases increases. The reduction of the magnetic volume $\zeta$ does not follow (4) as illustrated in [38]. Instead, one should compare the volume reduction as follows:

$$
\begin{equation*}
\zeta=\frac{\text { Volume }_{n=1}-\phi \text { Volume }_{n=\phi}}{\text { Volume }_{n=1}} \times 100 \tag{5}
\end{equation*}
$$

where Volume $_{n=1}$ is the volume of the magnetic element in a single phase converter and Volume $_{n=\phi}$ is the volume of the magnetic element of a multiphase converter with $\phi$ phases. Another advantage of interleaving is that the total conduction loss in the inductors and the active switching devices is reduced if the current is shared equally between the phases as follows:

$$
\begin{gather*}
P_{L_{\text {total }}}=\frac{I_{L}^{2} \times R_{D C}}{\phi},  \tag{6}\\
P_{S, \text { cond }}^{\text {total }}  \tag{7}\\
\end{gather*}=\frac{I_{S, r m s}^{2} \times R_{O N}}{\phi} .
$$

The input current ripples depend on the number of interleaved phases and the duty cycle. Figure 3 shows the relationship between the number of stages and the normalized input ripples. Increasing the number of phases reduces the ripples and allows ripple cancellation to occur at multiple duty cycle values. Two phases can have one point of ripple cancellation at the 0.5 duty cycle; while in three phases the ripple cancellation occurs at two points: the 0.25 and 0.75 duty cycles. For more phases, the duty cycle values where ripple cancellation can occur are given by

$$
\begin{equation*}
d_{\Delta v=0}=\left[\frac{1}{\phi}, \frac{2}{\phi}, \ldots, \frac{\phi-1}{\phi}\right] \tag{8}
\end{equation*}
$$

Figures 4(a) and (b) show the schematic and output waveforms of the interleaved boost stage for two and three phases, respectively. The switching waveforms and modes of operations are shown in Figure 5 for two phases and Figure 6 for three phases. More phases can be used, such as in [39], but three or more phases will not have a uniform pattern of connections to the VMC, and the permutation of variation of the topologies is large. Therefore, the number of phases is limited to two in this paper.


Figure 3. The normalized current ripples with respect to a single phase boost converter.


Figure 4. Interleaved boost stage with output waveforms: (a) two phases (b) three phases.


Figure 5. The switching pattern for the two-phase interleaved boost converter. The active switches are driven by two out of phase signals, and the converter operates in three modes of operation in the CCM.


Figure 6. The switching pattern for a three-phase interleaved boost converter. The converter is driven by three signals with a phase shift of $120^{\circ}$, and the converter operates at four modes of operation in the CCM.


Figure 7. Two main voltage multiplier cells: (a) Dickson VMC (b) Cockcroft-Walton VMC.

### 2.2. VOLTAGE MULTIPLIER STAGE

The voltage multiplier stage rectifies the modified squared waveform that comes from the interleaved boost stage and boosts the voltage to a higher level. The VMC stage consists of capacitors and diodes. The two main extendable VMCs are the Dickson VMC and Cockcroft-Walton VMC, as shown in Figure 7. The main difference between these VMCs is the way capacitors are connected. In the Dickson VMC, all negative sides of the even capacitors are connected to phase a, and all negative sides of the odd capacitors are connected to phase $b$. In the Cockcroft-Walton VMC, each negative side of the odd capacitor is connected to the positive side of the previous odd capacitor, and each negative side of the even capacitor is connected to the positive side of the previous even capacitor. Various combinations are derived out of these two VMCs, as in [40-45] .


Figure 8. Various topologies belong to the interleaved boost converter with voltage multiplier cells (group A-D). The output is filtered using an output diode and a capacitor filter.


Figure 9. Various topologies belong to the interleaved boost converter with voltage multiplier cells (group E-H): with an output diode and a capacitor filter.


Figure 10. Using an output LC filter instead of a diode-capacitor for the same groups aforementioned.

### 2.3. TOPOLOGIES OF A TWO-PHASE INTERLEAVED BOOST CONVERTER WITH VMCS

Figures 8 and 9 show different interleaved boost converters with different VMCs and a diode capacitor filter. Figure 10 shows the same groups, but with an LC output filter instead of a diode-capacitor filter. Group A uses cross capacitor VMC cells. This group is analyzed in [46]. Group B and C have cross diode VMC cells, and similar work is presented in [47]. The cells can start in the inverting cells, as in group B, or non-inverting VMC stage, as in group C. To extend the VMC in these two groups, each cell must be followed by a cell with the opposite polarity. For example, the first stage in group B is positive (the diodes are upward), so it must be followed by a negative cell (diodes are downward), and vice versa. The polarity of the output voltage depends on the polarity of the last cell. Group D has Dickson VMC [10], and group E consists of Cockcroft-Walton [48]. Group F contains the example converter and will be analyzed in this paper. Group G has two CW chains, and it can have either the same or a different number of cells on each chain. Finally, Group H uses Dickson cells on one phase and Cockcroft-walton VMC on the other phase with either the same or a different number VMC stages. Several interleaved boost converters with VMCs belonging to this family can be found in the literature such as [49], where the Dickson VMC is modified to have lower voltage stress across capacitors without changing the overall voltage gain.

The main difference between these groups is how internal capacitors are charged and discharged. Some other differences including the load connection type (floating, inverted, or grounded), the stress on the capacitors and diodes, and the number of components in each VMC stage. The VMC structure affects the sharing of the input current between phases in the interleaved boost stage. That is, in converters that have an output diode, if there is a single diode in each stage, then the current sharing can be equal if the number of stages is even. However, if there is an output diode and each stage of the VMC has two diodes, then


Figure 11. Modification to convert a floating output converter to a grounded output converter.
there will never be equal current sharing between the inductors. In converters where an LC filter is used, there will not be equal current sharing between phases. Table 1 summarizes the differences between the VMCs and illustrates this.

### 2.4. POSSIBLE MODIFICATIONS TO THE TOPOLOGIES

The presented family can be modified to obtain specific features such as isolation, where a transformer can be inserted between the interleaved boost stage and the VMC stage, or to convert a topology with a floating output to a grounded output.
2.4.1. Convert a Floating Output Converter to Grounded Output. Groups A and F have a floating output, where the output has a different reference point than the input. In voltage control mode, a differential sensor is required for the feedback loop. Designers can convert floating outputs to grounded outputs by adding a diode to the VMC, and connecting the output to the ground, as shown in Figure 11. Although the voltage stress across the components in the grounded output converter are still the same as the ones in the floating output converter, the voltage gain is significantly reduced. Figure 12 shows group A and F with the grounded output.


Figure 12. Group A and F can be converted to have a grounded output. Both have an ideal voltage gain of $M=\frac{N+1}{1-d}$, which is $\frac{N}{1-d}$ less than the ones with floating outputs.


Figure 13. The presented family can be modified by adding an isolation device to meet the isolation requirement and improve the voltage gain.
2.4.2. Modification to Make the Converter Isolated. This family can easily be a family of isolated converters by adding a transformer or coupled inductors between the interleaved boost stage and the VMC stage, as shown in Figure 13. After adding the isolation device with an $N_{1}: N_{2}$ turns ratio, the voltage gain can be calculated as

$$
\begin{equation*}
M_{i s o l a t e d}=M_{\text {nonisolated }} \times \frac{N_{2}}{N_{1}} \tag{9}
\end{equation*}
$$



Figure 14. Example of nonuniform topologies. The converter features two different types of VMCs, a cell from group F and Cockcroft-Walton VMC.

### 2.4.3. Connecting Two Different VMCs to Obtain the Overall Nonuniform Con-

verter. Extra possible combinations of different voltage multiplier cells can be derived, e.g., but will be unable to expand one or both VMCs. The analysis of nonuniform converters is performed on a case by case basis. Figure 14 shows an example of nonuniform combinations. The converter consists of one cell from group F followed by Cockcroft-Walton cells.

## 3. MODES OF OPERATION AND STEADY-STATE ANALYSIS OF AN EXAMPLE CONVERTER

This section presents a detailed analysis of the circuit, shown in Figure 15. The converter is driven by two $180^{\circ}$ out phase signals, as shown in Figure 6. The equivalent circuit of the three modes is shown in Figure 16 (a-c). The analysis was performed with several assumptions: 1) All components are ideal; 2) The capacitors are large enough that

Table 1. Comparison of different interleaved DC-DC converters

ripples can be neglected; 3) The converter is operating in the steady-state condition; 4) The duty cycles of the active switches are symmetrical; and 5) The converter is fed by a single voltage source.

### 3.1. MODE 1: BOTH MOSFETS ARE ON

In this mode, both inductors draw energy from the source, and all diodes are in reverse biased mode. The output load is fed by the output capacitor. The voltage across the inductors is given by

$$
\begin{equation*}
v_{L_{1}}=v_{L_{2}}=V_{i n} . \tag{10}
\end{equation*}
$$



Figure 15. Example converter; an interleaved boost stage with a 3 level VMC


Figure 16. Modes of operation of the example converter; (a) mode 1 (b) mode 2 (c) mode 3

### 3.2. MODE 2: $S_{1}$ IS ON AND $S_{2}$ IS OFF

In this mode $L_{1}$ still draws energy from the source, $L_{2}$ discharges into the VMC capacitors, and all diodes are in reverse biased mode. The voltage across the inductors is given by

$$
\begin{gather*}
v_{L_{1}}=V_{i n},  \tag{11}\\
v_{L_{2}}=V_{i n}-V_{C_{1 a}}=V_{i n}-V_{C_{1 b}}=V_{i n}+V_{C_{2 a}}-V_{C_{3 a}}=V_{i n}+V_{C_{2 b}}-V_{C_{3 b}} . \tag{12}
\end{gather*}
$$

### 3.3. MODE 3: $S_{1}$ IS OFF AND $S_{2}$ IS ON

In this mode $L_{1}$ discharges into the VMC capacitors, $L_{2}$ draws energy from the source, and all diodes are in reverse biased mode. The voltage across the inductors is given by

$$
\begin{gather*}
v_{L_{1}}=V_{i n}+V_{C_{1 a}}-V_{C_{2 a}}=V_{i n}+V_{C_{1 b}}-V_{C_{2 b}}=V_{i n}+V_{C_{3 a}}+V_{C_{3 b}}-V_{o},  \tag{13}\\
v_{L_{2}}=V_{i n} . \tag{14}
\end{gather*}
$$

### 3.4. STEADY-STATE VOLTAGE GAIN

Steady state equations can be derived from the state equations by a voltage-second balance on the inductors. The average voltage across the inductors is given by

$$
\begin{equation*}
\left\langle v_{L_{1}}\right\rangle=\left\langle v_{L_{2}}\right\rangle=0 \tag{15}
\end{equation*}
$$

The voltage across each first-stage capacitor is given by

$$
\begin{equation*}
V_{C_{1 a}}=V_{C_{1 b}}=\frac{V_{i n}}{1-D} . \tag{16}
\end{equation*}
$$

The voltage of each second-stage capacitor is given by

$$
\begin{equation*}
V_{C_{2 a}}=V_{C_{2 b}}=\frac{2 V_{i n}}{1-D} . \tag{17}
\end{equation*}
$$

Each third-stage capacitor's voltage is given by

$$
\begin{equation*}
V_{C_{3 a}}=V_{C_{3 b}}=\frac{3 V_{\text {in }}}{1-D} . \tag{18}
\end{equation*}
$$

Therefore, the output voltage transfer function is given by

$$
\begin{equation*}
M=\frac{V_{o}}{V_{i n}}=\frac{7}{1-D} . \tag{19}
\end{equation*}
$$

For $N$ number of VMC stages, the transfer function is given by

$$
\begin{equation*}
M=\frac{2 N+1}{1-D} . \tag{20}
\end{equation*}
$$

The previous analysis was for a converter that is being fed by a single source, and equal duty cycles were assumed. The proposed converter is capable of being fed by two independent voltage sources, e.g., different PV panels, as shown in Figure 17. Also, it can operate at different duty ratios, which is suitable for tracking the maximum power point for each PV panel. The Table 2 summarizes the voltage gain in cases with two different sources and asymmetrical duty cycles.

## 4. COMPONENT SELECTIONS AND EFFICIENCY ANALYSIS

This section presents details about the design and component selections of the example converter.

Table 2. Output voltage at different cases of the input current and duty cycles

| Case | the output voltage |
| :---: | :---: |
| $d_{1} \neq d_{2}$ and $V_{i n_{1}} \neq V_{i n_{2}}$ | $\frac{N V_{i n_{1}}}{1-d_{1}}+\frac{(N+1) V_{i n_{2}}}{1-d_{2}}$ |
| $d_{1} \neq d_{2}$ and $V_{i n_{1}}=V_{i n_{2}}$ | $V_{i n}\left(\frac{N}{1-d_{1}}+\frac{(N+1)}{1-d_{2}}\right)$ |
| $d_{1}=d_{2}$ and $V_{i n_{1}} \neq V_{i n_{2}}$ | $\frac{1}{1-d}\left(N V_{i n_{1}}+(N+1) V_{i n_{2}}\right)$ |
| $d_{1}=d_{2}$ and $V_{i n_{1}}=V_{i n_{2}}$ | $\frac{(2 N+1) V_{i n}}{1-d}$ |



Figure 17. The example converter can convert the voltage from two independent power sources.

### 4.1. INDUCTOR SELECTION

The critical inductance that ensures CCM operation is given by

$$
\begin{gather*}
L_{1_{c r i t}}=\frac{R d(1-d)^{2}}{N(2 N+1) f_{s}},  \tag{21}\\
L_{2_{c r i t}}=\frac{R d(1-d)^{2}}{(N+1)(2 N+1) f_{s}} . \tag{22}
\end{gather*}
$$

However, to select an inductor based on the percentage of the ripple, one should follow

$$
\begin{align*}
& L_{1}=\frac{V_{i n} d}{\Delta i_{L_{1}} f_{s}},  \tag{23}\\
& L_{2}=\frac{V_{i n} d}{\Delta i_{L_{2}} f_{s}} \tag{24}
\end{align*}
$$

The average current passing through inductors $L_{1}$ and $L_{2}$ is as follows:

$$
\begin{align*}
& I_{L_{1, a v g}}=\frac{V_{o}}{R} \frac{N}{(1-d)},  \tag{25}\\
& I_{L_{2, a v g}}=\frac{V_{o}}{R} \frac{N+1}{(1-d)} . \tag{26}
\end{align*}
$$

The peak currents can be calculated as follows:

$$
\begin{align*}
& I_{L_{1, p k}}=\frac{V_{o}}{R} \frac{N}{(1-d)}+\frac{d V_{i n}}{L f_{s}},  \tag{27}\\
& I_{L_{2, p k}}=\frac{V_{o}}{R} \frac{N+1}{(1-d)}+\frac{d V_{i n}}{L f_{s}} . \tag{28}
\end{align*}
$$

The RMS currents are given by

$$
\begin{equation*}
I_{L_{1, r m s}}=\sqrt{\left(\frac{V_{o} N}{R(1-d)}\right)^{2}+\left(\frac{d V_{i n}}{2 \sqrt{3} L f_{s}}\right)^{2}} \tag{29}
\end{equation*}
$$

$$
\begin{equation*}
I_{L_{2, r m s}}=\sqrt{\left(\frac{V_{o}(N+1)}{R(1-d)}\right)^{2}+\left(\frac{d V_{i n}}{2 \sqrt{3} L f_{s}}\right)^{2}} \tag{30}
\end{equation*}
$$

### 4.2. ACTIVE SWITCHES SELECTION

The voltage stress across MOSFETs can be calculated by

$$
\begin{equation*}
V_{S_{1}}=V_{S_{2}}=\frac{V_{i n}}{1-d} \tag{31}
\end{equation*}
$$

and the average current passing through the MOSFETs is given by

$$
\begin{align*}
& I_{S_{1, a v g}}=\frac{V_{o}}{R}\left(\frac{d N}{1-d}+N+1\right),  \tag{32}\\
& I_{S_{2, a v g}}=\frac{V_{o}}{R}\left(\frac{d(N+1)}{1-d}+N\right) . \tag{33}
\end{align*}
$$

The root mean square value of the switch current is given by

$$
\begin{align*}
& I_{S_{1 r m s}}=\sqrt{\left(\frac{V_{o}}{R}\left(\frac{d N}{1-d}+N+1\right)\right)^{2}+\left(\frac{(2 N+1) V_{i n}(2 d-1)}{2 L f_{s}}\right)^{2}},  \tag{34}\\
& I_{S_{2, r m s}}=\sqrt{\left(\frac{V_{o}}{R}\left(\frac{d(N+1)}{1-d}+N\right)\right)^{2}+\left(\frac{(2 N+1) V_{i n}(2 d-1)}{2 L f_{s}}\right)^{2}} . \tag{35}
\end{align*}
$$

### 4.3. DIODE SELECTION

The voltage stress across the diodes is a function of the number of stages. The voltage stress is reduced as the number of stages increases, and that comes at the cost of efficiency. The voltage stress is given by

$$
\begin{equation*}
V_{D}=\frac{2 V_{o}}{(2 N+1)} \tag{36}
\end{equation*}
$$

The average current passing through each diode can be calculated by

$$
\begin{equation*}
I_{D_{N}, a v g}=I_{o} \tag{37}
\end{equation*}
$$

and the RMS value of the diodes can be calculated as

$$
\begin{equation*}
I_{D, r m s}=I_{o} \sqrt{\frac{1}{1-d}} \tag{38}
\end{equation*}
$$

### 4.4. CAPACITOR SELECTION

The capacitor is selected based on the tolerated voltage ripple, and it can be calculated using the following equation

$$
\begin{equation*}
C=\frac{I_{o}(1-d)}{f \Delta v} \tag{39}
\end{equation*}
$$

The RMS value of the current passing through the output capacitor is given by

$$
\begin{equation*}
I_{C_{o, r m s}}=I_{o} \sqrt{\frac{d}{(1-d)}} \tag{40}
\end{equation*}
$$

and the RMS current of the other capacitors can be calculated by

$$
\begin{equation*}
I_{C_{n, r m s}}=I_{o}\left(1+\sqrt{\frac{d}{(1-d)}}\right) \tag{41}
\end{equation*}
$$

## 5. POWER LOSSES AND EFFICIENCY ANALYSIS

The power losses in the inductors are given by

$$
\begin{equation*}
P_{L}=I_{L_{1, r m s}}^{2} D C R_{1}+I_{L_{2, r m s}}^{2} D C R_{2} \tag{42}
\end{equation*}
$$

where $D C R_{1}$ and $D C R_{2}$ are the DC resistance. The power losses in the active switches can be divided into two parts: switching loss and conduction loss. The switching loss can be calculated using the following equation:

$$
\begin{align*}
P_{S W}= & 2\left(\frac{1}{2} \times I_{L, a v g} \times V_{S} \times\left(t_{O F F}+t_{O N}\right) f_{s}\right. \\
& \left.+\frac{1}{2} \times f_{s} \times C_{\text {Oss }} \times V_{S}^{2}\right) . \tag{43}
\end{align*}
$$

The conduction loss part is given by

$$
\begin{equation*}
P_{S, \text { conduction }}=I_{S_{1, r m s}}^{2} R_{1}(\text { on })+I_{S_{2, r m s}}^{2} R_{2}(\text { on }) \tag{44}
\end{equation*}
$$

where $R_{1}(o n)$ and $R_{2}(o n)$ are the drain-source resistance of $S_{1}$ and $S_{2}$. The power loss in the diodes can be calculated by

$$
\begin{equation*}
P_{D}=\sum_{i=1}^{N} I_{D_{\text {avg }}} \times V_{F}+\sum_{i=1}^{N} I_{D_{r m s}} \times r_{f} \tag{45}
\end{equation*}
$$

where $V_{F}$ is the forward voltage of the diode, and $r_{f}$ is the bulk resisor. The power loss in the capacitors due to the equivalent series resistance (ESR) is given by

$$
\begin{equation*}
P_{C, t o t a l}=N I_{C_{n, r m s}}^{2} E S R_{n}+I_{C_{o, r m s}}^{2} E S R_{o} . \tag{46}
\end{equation*}
$$

The total loss is given by

$$
\begin{equation*}
P_{\text {loss }}=P_{D, \text { total }}+P_{C, \text { total }}+P_{S, \text { conduction }}+P_{S W}+P_{L} \tag{47}
\end{equation*}
$$

The overall efficiency of the converter is given by

$$
\begin{equation*}
\eta \%=\frac{P_{o}}{P_{\text {loss }}+P_{o}} \times 100 \tag{48}
\end{equation*}
$$

## 6. SIMULATION

The example converter was simulated in PLECS/MATLAB, with a maximum time step of $10^{-7} \mathrm{~s}$ and tolerance of $10^{-3}$. The parameters used in the simulation are listed in Table 3. The major waveforms are plotted in Figure 18. The voltage stress across the active switches is 57 V . The average current on $L_{1}$ and $L_{2}$ is 4.28 A and 5.7 A , respectively. The maximum voltage across the diodes is 114 V . The average and effective values of the current passing through each diode are $0.5 A$ and $0.84 A$. The voltage across the capacitors is shown in Figure 19. The currents passing through the diodes and capacitors are shown in Figure 20 and Figure 21, respectively. The first-stage capacitors $C_{1_{A}}$ and $C_{1_{B}}$ have a voltage of 57 V , the second-stage capacitors have a voltage of 114 V , and the third-stage capacitors have a voltage of 171 V . The RMS current of the output capacitor is 0.68 A , while the other capacitors have an RMS current of 1.18 A . The efficiency analysis was performed using the loss equations of the components and the rating from the datasheets of the components used for implementing the hardware prototype. The approximate loss breakdown and breakdown percentage as a function of the output load is depicted in Figure 22. The total loss at 200 W is about 4.98 W . The major source of loss is the conduction loss in the diodes, which counts for about $68 \%$. The conduction loss in the MOSFETs is about $13 \%$, and the switching loss is about $7 \%$ of the total loss. The conduction loss in the inductors counts for about $11 \%$, and the total loss caused by the ESR of the capacitors is less than $1 \%$.

## 7. EXPERIMENTAL IMPLEMENTATION AND RESULTS

A 200 W hardware prototype was implemented and tested to further verify the operation of the example converter. The components used to construct the hardware prototype are listed in Table 4, and the experimental setup is shown in Figure 23. The converter was designed for a nominal duty cycle of 0.65 and increased to roughly 0.657 to compensate for the gain reduction caused by the diodes' forward voltage and losses in


Figure 18. Simulation waveforms of voltages and currents across semiconductor switches and inductors


Figure 19. Simulation waveforms of the capacitors' voltage and the output voltage in the steady-state


Figure 20. Simulation of the capacitors' currents


Figure 21. Simulation waveforms of the diodes' currents

Table 3. List of Parameters used in simulation

| Parameter | Value |
| :---: | :---: |
| Input voltage | 20 V |
| Output voltage | 400 V |
| Load resistance | $800 \Omega$ |
| Ideal duty cycle | 0.65 |
| Switching frequency | 100 kHz |
| Inductors | $100 \mu \mathrm{H}$ |
| Capacitors | $10 \mu \mathrm{~F}$ |



Figure 22. Efficiency analysis of the example converter; the actual losses (left) and the loss breakdown (right)
wires. The $A F G 3052 C$ signal generator was used to generate gate signals with a switching frequency of 50 kHz . The converter is fed by 20 V , where $N 5700$ power supply is used, and the output load is implemented using ceramic resistors with various values. The voltage stress across the active switches and diodes are shown in Figure 24, which supports the simulation results as the voltage across the active switches equals 57 V , and the maximum voltage stress across the diodes equals 124 V . The voltage across the capacitors is shown in Figure 25. The voltage across each capacitor in the first stage equals 57 V , in the second stage equals 133 V , and in the third stage equals 200 V . The output voltage equals 400 V . The current waveforms of inductors, switches, and capacitors were acquired at $\approx 100 \mathrm{~W}$, as shown in Figure 26 and 27. The peak efficiency of the converter is about $97 \%$ at 160 W and about $96.3 \%$ at 200 W .


Figure 23. The hardware prototype and the experimental setup

Table 4. List of Components used for the hardware prototype

| Item | Designation | Rating | Part No. |
| :---: | :---: | :---: | :---: |
| Inductor | $L_{1}, L_{2}$ | $100 \mu H, D C R=25 \mathrm{~m} \Omega$, | 60 B 104 C |
|  | $C_{1 A}, C_{2 A}$ |  |  |
| Capacitor | $C_{1 B} C_{2 B}$ | $10 \mu \mathrm{~F}$ | B32674D3106K |
|  | $C_{3 A} C_{3 B}$ |  |  |
| Capacitor | $C_{o}$ | $22 \mu \mathrm{~F}$ | B32774D4226K000 |
| MOSFET | $Q_{1}, Q_{2}$ | $150 \mathrm{~V}, 37 \mathrm{~A}$ | IPA105N15N3 |
|  | $R_{1 A}, D_{2 A}$ | $250 \mathrm{~V}, 40 \mathrm{~m} \Omega$ |  |
| Diode | $D_{1 B}, D_{2 B}$ | $V_{F}=0.86 \mathrm{~V}, t_{r r}=35 \mathrm{~ns}$ | MBR40250G |
| load | $R_{\text {load }}$ | multiple values | L100J100E, L225J50RE |
|  |  |  | L225J250E,L225J500E |



Figure 24. Experimental results of the voltage across the active switches and the diodes


Figure 25. Experimental results of the voltage across the capacitors


Figure 26. Experimental results of the input current, inductor currents, active switches and diode currents


Figure 27. Experimental results of the capacitors' currents and the output current

## 8. CONCLUSION

In this paper, the family of an interleaved boost converter with voltage multiplier cells was presented. The general structure of the family consists of two sections: an interleaved boost stage and voltage multiplier cells. The structure comes in two configurations. Configuration 1's output is filtered using an output diode and a capacitor filter, where configuration 2's output is filtered using an LC filter. The difference between the two configurations was explained, and a comparison between the various family members was presented. An example of this family was given with a detailed steady-state analysis and component selection, which was evinced by simulation. A 200-W hardware prototype was implemented to further verify the analysis and the simulation. The converter is capable of drawing power from both a single or dual independent input voltage and with the same or different duty cycles of the active switches. These cases were summarized and compared. The family has good features besides the high-voltage gain. The input current ripple has twice frequency of the one in the conventional boost converter, which reduces the filter requirements and increases the accuracy of the current sensing for better tracking of MPPT. Although the converter is efficient, the efficiency can be further increased by either replacing the diodes with better ones or with active switches, with a trade-off of the complexity.

## REFERENCES

[1] R. Teodorescu, M. Liserre, and P. Rodriguez, Grid converters for photovoltaic and wind power systems. John Wiley \& Sons, 2011, vol. 29.
[2] F. Blaabjerg, Y. Yang, and K. Ma, "Power electronics - key technology for renewable energy systems - status and future," in 2013 3rd International Conference on Electric Power and Energy Conversion Systems, Oct 2013, pp. 1-6.
[3] J. W. Kolar, J. Biela, S. Waffler, T. Friedli, and U. Badstübner, "Performance trends and limitations of power electronic systems," in Integrated Power Electronics Systems (CIPS), 2010 6th International Conference on. IEEE, 2010, pp. 1-20.
[4] J. D. van Wyk and F. C. Lee, "On a future for power electronics," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 1, no. 2, pp. 59-72, 2013.
[5] V. A. K. Prabhala, B. P. Baddipadiga, and M. Ferdowsi, "Dc distribution systems; an overview," in 2014 International Conference on Renewable Energy Research and Application (ICRERA), Oct 2014, pp. 307-312.
[6] A. Pratt, P. Kumar, and T. V. Aldridge, "Evaluation of 400v dc distribution in telco and data centers to improve energy efficiency," in INTELEC 07-29th International Telecommunications Energy Conference, Sept 2007, pp. 32-39.
[7] P. T. Krein, "Data center challenges and their power electronics," CPSS Transactions on Power Electronics and Applications, vol. 2, no. 1, pp. 39-46, 2017.
[8] D. J. Hammerstrom, "Ac versus dc distribution systemsdid we get it right?" in 2007 IEEE Power Engineering Society General Meeting, June 2007, pp. 1-5.
[9] A. Mohamed and O. Mohammed, "Connectivity of dc microgrids involving sustainable energy sources," in 2011 IEEE Industry Applications Society Annual Meeting, Oct 2011, pp. 1-8.
[10] V. A. K. Prabhala, P. Fajri, V. S. P. Gouribhatla, B. P. Baddipadiga, and M. Ferdowsi, "A dc-dc converter with high voltage gain and two input boost stages," IEEE Transactions on Power Electronics, vol. 31, no. 6, pp. 4206-4215, 2016.
[11] R.-J. Wai, C.-Y. Lin, R.-Y. Duan, and Y.-R. Chang, "High-efficiency dc-dc converter with high voltage gain and reduced switch stress," IEEE Transactions on Industrial Electronics, vol. 54, no. 1, pp. 354-364, 2007.
[12] L.-S. Yang, T.-J. Liang, and J.-F. Chen, "Transformerless dc-dc converters with high step-up voltage gain," IEEE Transactions on Industrial Electronics, vol. 56, no. 8, pp. 3144-3152, 2009.
[13] Q. Zhao and F. C. Lee, "High-efficiency, high step-up dc-dc converters," IEEE Transactions on Power Electronics, vol. 18, no. 1, pp. 65-73, 2003.
[14] S.-M. Chen, T.-J. Liang, L.-S. Yang, and J.-F. Chen, "A cascaded high step-up dcdc converter with single switch for microsource applications," IEEE Transactions on Power Electronics, vol. 26, no. 4, pp. 1146-1153, 2011.
[15] N. Denniston, A. M. Massoud, S. Ahmed, and P. N. Enjeti, "Multiple-module high-gain high-voltage dc-dc transformers for offshore wind energy systems," IEEE Transactions on Industrial Electronics, vol. 58, no. 5, pp. 1877-1886, 2011.
[16] Z. Liang, R. Guo, J. Li, and A. Q. Huang, "A high-efficiency pv module-integrated dc/dc converter for pv energy harvest in freedm systems," IEEE Transactions on Power Electronics, vol. 26, no. 3, pp. 897-909, 2011.
[17] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Transformerless dc-dc converters with a very high dc line-to-load voltage ratio," in Circuits and Systems, 2003. ISCAS'03. Proceedings of the 2003 International Symposium on, vol. 3. IEEE, 2003, pp. III-III.
[18] S. Dwari and L. Parsa, "An efficient high-step-up interleaved dc-dc converter with a common active clamp," IEEE Transactions on Power Electronics, vol. 26, no. 1, pp. 66-78, 2011.
[19] T.-F. Wu, Y.-C. Chen, J.-G. Yang, and C.-L. Kuo, "Isolated bidirectional full-bridge dc-dc converter with a flyback snubber," IEEE Transactions on Power Electronics, vol. 25, no. 7, pp. 1915-1922, 2010.
[20] F. S. Silva, A. A. Freitas, S. Daher, S. C. Ximenes, S. K. Sousa, M. Edilson, F. L. Antunes, and C. M. Cruz, "High gain dc-dc boost converter with a coupling inductor," in Power Electronics Conference, 2009. COBEP'09. Brazilian. IEEE, 2009, pp. 486-492.
[21] V. Yaramasu and B. Wu, "Three-level boost converter based medium voltage megawatt pmsg wind energy conversion systems," in Energy Conversion Congress and Exposition (ECCE), 2011 IEEE. IEEE, 2011, pp. 561-567.
[22] J.-M. Kwon, B.-H. Kwon, and K.-H. Nam, "Three-phase photovoltaic system with three-level boosting mppt control," IEEE Transactions on Power Electronics, vol. 23, no. 5, pp. 2319-2327, 2008.
[23] R. W. Erickson and D. Maksimovic, Fundamentals of power electronics. Springer Science \& Business Media, 2007.
[24] F. L. Tofoli, D. de Souza Oliveira, R. P. Torrico-Bascopé, and Y. J. A. Alcazar, "Novel nonisolated high-voltage gain dc-dc converters based on 3ssc and vmc," IEEE Transactions on Power Electronics, vol. 27, no. 9, pp. 3897-3907, Sept 2012.
[25] F. L. Tofoli, D. d. C. Pereira, W. J. de Paula, and D. d. S. Oliveira Júnior, "Survey on non-isolated high-voltage step-up dc-dc topologies based on the boost converter," IET Power Electronics, vol. 8, no. 10, pp. 2044-2057, 2015.
[26] R. Haroun, A. E. Aroudi, A. Cid-Pastor, G. Garcia, C. Olalla, and L. MartínezSalamero, "Impedance matching in photovoltaic systems using cascaded boost converters and sliding-mode control," IEEE Transactions on Power Electronics, vol. 30, no. 6, pp. 3185-3199, June 2015.
[27] M. Veerachary and S. B. Sudhakar, "Stability analysis of cascaded de-dc power electronic system," in 2007 7th International Conference on Power Electronics and Drive Systems, Nov 2007, pp. 1422-1426.
[28] M. T. V. and I. Barbi, "Nonisolated high step-up stacked dc-dc converter based on boost converter elements for high power application," in 2011 IEEE International Symposium of Circuits and Systems (ISCAS), May 2011, pp. 249-252.
[29] M. Forouzesh, Y. P. Siwakoti, S. A. Gorji, F. Blaabjerg, and B. Lehman, "Step-up dcdc converters: A comprehensive review of voltage-boosting techniques, topologies, and applications," IEEE Transactions on Power Electronics, vol. 32, no. 12, pp. 91439178, Dec 2017.
[30] B. P. R. Baddipadiga, V. A. Prabhala, and M. Ferdowsi, "A family of high-voltagegain dc-dc converters based on a generalized structure," IEEE Transactions on Power Electronics, vol. PP, no. 99, pp. 1-1, 2017.
[31] R. Gules, L. L. Pfitscher, and L. C. Franco, "An interleaved boost dc-dc converter with large conversion ratio," in 2003 IEEE International Symposium on Industrial Electronics ( Cat. No.03TH8692), vol. 1, June 2003, pp. 411-416 vol. 1.
[32] C.-M. Lai, Y.-C. Lin, and D. Lee, "Study and implementation of a two-phase interleaved bidirectional dc/dc converter for vehicle and dc-microgrid systems," Energies, vol. 8, no. 9, pp. 9969-9991, 2015.
[33] M. Prudente, L. L. Pfitscher, G. Emmendoerfer, E. F. Romaneli, and R. Gules, "Voltage multiplier cells applied to non-isolated dc-dc converters," IEEE Transactions on Power Electronics, vol. 23, no. 2, pp. 871-887, March 2008.
[34] W. Li, Y. Zhao, Y. Deng, and X. He, "Interleaved converter with voltage multiplier cell for high step-up and high-efficiency conversion," IEEE Transactions on Power Electronics, vol. 25, no. 9, pp. 2397-2408, 2010.
[35] P. Kim, S. Lee, J. Park, and S. Choi, "High step-up interleaved boost converters using voltage multiplier cells," in Power Electronics and ECCE Asia (ICPE and ECCE), 2011 IEEE 8th International Conference on. IEEE, 2011, pp. 2844-2851.
[36] W. Li and X. He, "Review of nonisolated high-step-up dc/dc converters in photovoltaic grid-connected applications," IEEE Transactions on Industrial Electronics, vol. 58, no. 4, pp. 1239-1250, April 2011.
[37] L. Zhou, B. Zhu, Q. Luo, and S. Chen, "Interleaved non-isolated high step-up dc/dc converter based on the diode-capacitor multiplier," IET Power Electronics, vol. 7, no. 2, pp. 390-397, February 2014.
[38] M. O'Loughlin, "An interleaving pfc pre-regulator for high-power converters," Texas Instruments, pp. 1-14, 2006.
[39] J. Roy and R. Ayyanar, "Sensor-less current sharing over wide operating range for extended-duty-ratio boost converter," IEEE Transactions on Power Electronics, vol. 32, no. 11, pp. 8763-8777, Nov 2017.
[40] T. Nouri, S. H. Hosseini, E. Babaei, and J. Ebrahimi, "Generalised transformerless ultra step-up dc-dc converter with reduced voltage stress on semiconductors," IET Power Electronics, vol. 7, no. 11, pp. 2791-2805, 2014.
[41] E. H. Ismail, M. A. Al-Saffar, and A. J. Sabzali, "High conversion ratio dc-dc converters with reduced switch stress," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 55, no. 7, pp. 2139-2151, Aug 2008.
[42] J. C. Rosas-Caro, J. C. Mayo-Maldonado, R. Salas-Cabrera, A. Gonzalez-Rodriguez, E. N. Salas-Cabrera, and R. Castillo-Ibarra, "A family of dc-dc multiplier converters," Engineering Letters, vol. 19, no. 1, pp. 57-67, 2011.
[43] Y. J. A. Alcazar, D. de Souza Oliveira, F. L. Tofoli, and R. P. Torrico-Bascopé, "Dc-dc nonisolated boost converter based on the three-state switching cell and voltage multiplier cells," IEEE Transactions on Industrial Electronics, vol. 60, no. 10, pp. 4438-4449, Oct 2013.
[44] M. A. Al-Saffar and E. H. Ismail, "A high voltage ratio and low stress dc-dc converter with reduced input current ripple for fuel cell source," Renewable Energy, vol. 82, pp. 35-43, 2015.
[45] A. A. Fardoun, E. H. Ismail, A. J. Sabzali, and M. A. Al-Saffar, "Bidirectional converter for high-efficiency fuel cell powertrain," Journal of Power Sources, vol. 249, pp. 470-482, 2014.
[46] A. Alzahrani, P. Shamsi, and M. Ferdowsi, "A novel non-isolated high-gain dc-dc boost converter," in 2017 North American Power Symposium (NAPS), Sept 2017, pp. 1-6.
[47] A. Alzahrani, P. Shamsi, and M. Ferdowsi, "An interleaved non-isolated dc-dc boost converter with diode-capacitor cells," in 2017 IEEE 6th International Conference on Renewable Energy Research and Applications (ICRERA), Nov 2017, pp. 216-221.
[48] L. Müller and J. W. Kimball, "High gain dc-dc converter based on the cockcroftwalton multiplier," IEEE Transactions on Power Electronics, vol. 31, no. 9, pp. 64056415, 2016.
[49] B. P. Baddipadiga and M. Ferdowsi, "A high-voltage-gain dc-dc converter based on modified dickson charge pump voltage multiplier," IEEE Transactions on Power Electronics, vol. 32, no. 10, pp. 7707-7715, Oct 2017.

# II. HIGH-VOLTAGE-GAIN DC-DC STEP-UP CONVERTER WITH BI-FOLD DICKSON VOLTAGE MULTIPLIER CELLS 

Ahmad Alzahrani, Pourya Shamsi, and Mehdi Ferdowsi<br>Departement of Electrical and Computer Engineering<br>Missouri University of Science and Technology<br>\{asakw9, shamsip, ferdowsi\}@mst.edu


#### Abstract

This paper presents an interleaved boost converter with a bi-fold Dickson voltage multiplier suitable for interfacing low-voltage renewable energy sources to high-voltage distribution buses and other applications that require a high-voltage-gain conversion ratio. The proposed converter was constructed from two stages: an interleaved boost stage, which contains two inductors operated by two low-side active switches, and a voltage multiplier cell (VMC) stage, which mainly consists of diodes and capacitors to increase the overall voltage gain. The proposed converter offers a high-voltage-gain ratio with low voltage stress on the semiconductor switches as well as the passive components. This allows the selection of efficient and compact components. Moreover, the required inductance that ensures operation in the continuous conduction mode (CCM) is lower than the one in the conventional interleaved boost converter. The distinction of the proposed converter is that the inductors' currents are equal, regardless of the number of VMCs. Equal sharing of interleaved boost-stage currents reduces the conduction loss in the active switches as well as the inductors and thus improves the overall efficiency, as the conduction power loss is a quadratic function. In this paper, the theory of operation and steady-state analysis of the proposed converter are illustrated and verified by simulation results. A 200 W hardware prototype was implemented to convert a 20 V to a 400 V DC load and validate both the theory and the simulation.


Keywords: High-Gain, bi-fold Dickson, DC-DC, VMC, Renewable, PV, Solar, MPPT

## 1. INTRODUCTION

Step-up DC-DC converters with high-voltage-gain ratios were only used in a limited number of applications, such as radar and X-ray systems. Currently, they are being used in a wide variety of applications such as photovoltaic (PV) panels' interface to a microgrid or a DC distribution bus, as shown in Figure 1(a), or power distribution unit (PDU) to power data centers and supercomputers [1], as shown in Figure 1(b). Both applications deploy a $400 V_{D C}$ distribution system due to its advantage over an AC distribution system in terms of the number of conversion units, size, cost, and immunity against load disturbances and ground faults [2-6]. Most PV panels have an output voltage range between 15 and 45 V [7], which is very low. Integrating a PV panel to a $400 V_{D C}$ is a challenging task and necessitates a high-voltage-gain step-up converter.

The conventional boost converter (CBC) requires operation at very high duty cycles to obtain a high-voltage-gain ratio. In practice, the gain of the CBC is limited by the conduction losses, and obtaining a high-voltage-gain ratio is not feasible. Not only that, but the CBC also suffers from the voltage stress and reverse recovery phenomenon at high voltages [8] and requires a large inductor to operate in the CCM. Derived topologies from the CBC, such as cascaded boost converters, can achieve a higher voltage and operate at low duty cycles $[9,10]$. However, they suffer from low efficiency due to the power being processed multiple times and require complicated control and extra effort to ensure stability [11, 12]. The three-level boost converter is derived from the series-input seriesoutput multiphase boost converter. The stress on the switches and inductance requirement is reduced. However, it still has the same gain as the CBC [13-15]. The single-switch quadratic boost converter has a simple structure and does not suffer from instability like the cascaded boost converter. However, the voltage and current stress across the switches are high, and the inductor that ensures the CCM operation is large. Using isolated topologies such as
forward, flyback, or full-bridge converters, the high-voltage-gain ratio at can be achieved lower duty cycles by increasing the turns ratio of the transformer [16-18]. However, such devices suffer from parasitic leakage inductance, which significantly increases the voltage stress on the active switches and can cause damage unless additional auxiliary is used [19]. Isolated converters generally have low power density, higher cost, and lower efficiency than non-isolated converters [20-22].

Using VMC with the CBC increases the voltage gain and improves the performance, as the total indirect power is reduced [23, 24]. Nevertheless, the inductor size is still relatively substantial to obtain a smooth input current. Therefore, topologies such as those found in $[25,26]$ use VMCs with an interleaved boost stage to reduce the magnetic storage requirement and obtain a smoother input current. The stress on the internal components depends on the VMC connections and the number of cells (e.g., the modified Dickson cell has lower voltage stress across the components than the original Dickson cell). This paper presents a high-gain interleaved DC-DC converter that is an improved version of [25, 26]. The features of the proposed converter can be summarized as follows: 1- The converter has a high-voltage-gain ratio that is sufficient for the integration of renewable energy sources to a high voltage DC bus. 2- The voltage stresses across active switches, diodes, and passive components are low, and that allows the selection of components whose cost, efficiency, and compactness are balanced. 3- The input current is shared equally between the two phases, regardless of the number of VMC stages. Therefore, the conduction loss of the interleaved boost stage and the thermal dissipation requirement are reduced. 4- The converter has two capacitors at each stage, in which voltage ripple cancellation is achieved. 5- The input current is continuous and has low ripple due to the interleaving. Hence, continuity of the input current reduces the filter requirement and allows accurate current measurement for maximum power point tracking (MPPT). 6- The converter does not need an output diode or an LC filter to rectify or regulate the output voltage such as in [25, 26]. Each stage can produce a constant DC voltage.


Figure 1. Application of a high-gain DC-DC converter

The rest of this paper is structured as follows. First, the construction of the bi-fold Dickson cell and the Dickson voltage multiplier is presented and explained in Section 2. The theory of operation and a comparison to similar converters is illustrated in Section 3. The analysis of CCM modes and steady-state voltage gain formulas are derived in Section 4. Section 5 presents the operation of the converter in the discontinuous conduction mode and the boundary conduction mode The component selections and their power loss models are derived in Section 6, and the simulation results are presented in Section 7. The implementation of the hardware prototype and the experimental results are explained in Section 8. Finally, conclusions and future work are presented in Section 9.


Figure 2. The construction of a bi-fold Dickson cell. The BD cell is constructed using two conventional Dickson cells, and one of the cells is rotated by $180^{\circ}$. Then, they are connected so that a single VMC stage consists of two complementary switches and two capacitors.


Figure 3. Implementation of a bi-fold Dickson switched capacitor (left) and a bi-fold voltage multiplier cell (right) with $N=4$.


Figure 4. Several examples of using bi-fold Dickson VMC in various power electronics topologies. The VMC can be used in (a) a voltage-fed circuit, (b) a current fed circuit, (c-d) AC rectification circuits, and (d-e) interleaved high-voltage-gain DC-DC circuits.

## 2. CONSTRUCTION OF BI-FOLD DICKSON SC/VMCS

The conventional Dickson charge pump or voltage multiplier is shown in Figure 2. The circuit takes a DC input voltage and converts it to high-level voltage by charging and discharging internal capacitors. It has been utilized in a variety of applications, including nonvolatile memories, RF antenna switched controllers [27], and recently it was used for ultra step-up voltage ratio converters [26]. The challenge with a Dickson voltage multiplier is that the stress across the capacitors increases as the number of stages increases. Although multiple capacitors can be connected in a series to satisfy the voltage rating, voltage mismatches between capacitors might appear. One way to remove the mismatches is by connecting a resistance in parallel with the capacitors. That makes the resistance dissipate the excessive power. However, this method might not work in high power applications because of the high power dissipation and thermal limitations. Therefore, this paper introduces a bi-fold Dickson voltage multiplier to reduce the voltage stresses on both semiconductors and capacitors. The construction of the bi-fold Dickson cell is shown in Figure 2. The cell is constructed by using two traditional Dickson cells and rotating one by $180^{\circ}$. Then, the capacitors of the upper cell are connected to the capacitors of the lower cell. That is, phase $\phi_{1}$ of the upper cell is connected to $\phi_{1}$ in the lower cell, and likewise for the capacitors connected to phase $\phi_{2}$. The proposed cell consists of multiple stages; each stage has two complementary switches and two capacitors. Either active switches or diodes can be used to implement the switches in the proposed cell, as shown in Figure 3. This can be seen as a trade-off between efficiency, cost, and control complexity. If the switches were implemented using diodes, the forward voltage of the diodes would compromise the overall efficiency. However, with using diodes, the converter has spontaneous split-phase control [28]. The diodes remain reverse-biased until the voltage mismatches between the capacitors are gone. Therefore, no current spikes are present. Alternately, if the switches are implemented using active switches, the efficiency can be significantly improved, but complex control is needed. That is, the switches must be delayed to prevent temporary

KVL violations that cause current spikes. In addition to the control, the circuit requires a large number of gate-driving circuits with level shifting and isolation components to drive the floating switches. In this paper, the proposed converter is implemented using only diodes. Figure 4 shows the use of the cell in different power circuits. The cell can be used in a voltage-fed DC-DC converter [29] or current-fed DC-DC converter [30], as shown in Figure 4(a,b), respectively. Also, it can be used in AC rectification circuits as in a typical 60 Hz AC source, in both isolated and non-isolated topologies as shown in Figure 4(c,d), or a high-frequency AC system (e.g., the 20 kHz Space Station power distribution system proposed by NASA) [31]. In this paper, the cell is used with an interleaved boost stage, as shown in Figure 4(e,f), to convert low-voltage DC sources to higher DC voltages.

## 3. THE PROPOSED TOPOLOGY INTRODUCTION AND THEORY OF OPERATION

The proposed converter consists of an interleaved boost stage and a bi-fold Dickson multiplier cell stage. The interleaved stage consists of two inductors connected to the input source and switched by two low-side active switches. The function of the interleaved boost stage is to store energy and release it to the bi-fold Dickson VMC capacitors. Figures 5(a), (b), and (d) show the interleaved boost converter with a different number of bi-fold Dickson VMCs. Note that the proposed converter with $N=2$, shown in Figure 5(b), is similar to the interleaved boost converter with the Greinacher VMC that was proposed in [32], shown in Figure 5(c). The only difference is that the Greinacher cell is not extensible. Each stage contains two diodes and two capacitors, as shown in Figure 5(d). The proposed converter has three modes of operations: mode 1 , where both switches are ON ; mode 2 , where switch 1 is ON and switch 2 is OFF; and mode 3, where switch 1 is OFF and switch 2 is ON. The switching patterns can be seen in Figure 6. There is a $180^{\circ}$ phase shift between the active switches' gate signals. This topology, unlike [25], can work with both active switches open and without violating voltage second balance across input inductors. However, opening both
active switches creates several drawbacks to the interleaved topology, such as a reduction in the voltage gain and an imbalance between capacitor voltage. Therefore, it is not beneficial to use this topology for a duty cycle less than $50 \%$. To conduct the analysis, a few assumptions are considered: 1) All components of the proposed converter are ideal; 2) The capacitors are large enough that the voltage ripples can be neglected; 3) The converter operates in the steady state; 4) The duty cycles are symmetrical and greater than $50 \%$, and the converter is fed by a single voltage source. Nonetheless, the voltage gain ratio of the proposed converter will be summarized for cases where the duty cycles are asymmetrical and for cases where the converter is fed by two independent voltage sources.

## 4. MODE ANALYSIS AND STEADY STATE VOLTAGE GAIN

## 4.1. $\operatorname{MODE} 1\left(T_{0}-T_{1}\right)$ AND $\left(T_{2}-T_{3}\right): \operatorname{BOTH} Q_{1}$ AND $Q_{2}$ ARE ON

In this mode, both active switches are conducting and allowing the source to transfer energy to both inductors. All diodes are reverse-biased, and they are OFF. The equivalent circuit of this mode is shown in Figure 7(a). The last-stage capacitors, $C_{3 A}$ and $C_{3 B}$ keep the energy level to the output load. The state equations of this mode are given by

$$
\begin{align*}
& L_{1} \frac{d i_{L_{1}}}{d t}=v_{L_{1}}=V_{i n}  \tag{1}\\
& L_{2} \frac{d i_{L_{2}}}{d t}=v_{L_{2}}=V_{i n} \tag{2}
\end{align*}
$$

### 4.2. MODE $2\left(T_{1}-T_{2}\right): Q_{1}$ IS ON AND $Q_{2}$ IS OFF

In this mode, $Q_{1}$ is still ON , and $L_{1}$ keeps drawing energy from the source. Alternately, $Q_{2}$ is turned OFF, and the energy in $L_{2}$ is released to the VMC stage. Diodes $D_{1_{B}}$, $D_{2_{A}}$, and $D_{3_{B}}$ are forward-biased and ON , while diodes $D_{1_{A}}, D_{2_{B}}$, and $D_{3_{A}}$ are reverse-biased


Figure 5. Interleaved boost converter with Dickson voltage multiplier a) $N=1$ and $\frac{V_{o}}{V_{i n}}=\frac{2}{1-d}$ b) $N=2$ and $\frac{V_{o}}{V_{i n}}=\frac{4}{1-d}$ c) Interleaved boost converter with a Greinacher VMC, which has the same gain as (b). d) The proposed converter with $N=3$ and a gain of $\frac{V_{o}}{V_{i n}}=\frac{6}{1-d}$. The analysis, simualtion, and experiment are based on this topology.


Figure 6. Switching pattern of two-phase boost converter. The phase shift between the active switches' duty cycles yields three modes of operation.

(a)

(b)

(c)

Figure 7. Modes of operation: (a) Mode 1, both $Q_{1}$ and $Q_{2}$ are ON ; (b) Mode 2: $Q_{1}$ is ON and $Q_{2}$ is OFF; (c) Mode 3: $Q_{1}$ is OFF and $Q_{2}$ is ON;


Figure 8. Interleaved boost stage waveforms. Voltage and currents of the active switches (left) and voltage and currents of the inductors (right)


Figure 9. Voltage stress on the diodes
and do not conduct. Inductor $L_{1}$ is still being charged by the input voltage. Inductor $L_{2}$ and the input voltage charge capacitors $C_{1_{B}}, C_{2_{A}}$, and $C_{3_{B}}$. The equivalent circuit of this mode is shown in Figure 7(b), and the inductor voltages and capacitor currents are governed by

$$
\begin{gather*}
L_{1} \frac{d i_{L_{1}}}{d t}=v_{L_{1}}=V_{i n}  \tag{3}\\
L_{2} \frac{d i_{L_{2}}}{d t}=v_{L_{2}}=V_{i n}-V_{c_{1 B}}=V_{i n}+V_{c_{2 B}}-V_{c_{3 B}}=V_{i n}+V_{c_{1 A}}-V_{c_{2 A}} \tag{4}
\end{gather*}
$$

### 4.3. MODE $3\left(T_{3}-T_{4}\right): Q_{1}$ IS OFF AND $Q_{2}$ IS ON

After mode 2, the converter operates in mode 1, and then it switches to mode 3. Mode 3 is the opposite of mode 2. In this mode, switch $Q_{1}$ is turned OFF, and switch $Q_{2}$ is still ON. The equivalent circuit is shown in Figure 7(c). Diodes $D_{1_{A}}, D_{2_{B}}$, and $D_{3_{A}}$
are forward-biased. Diodes $D_{1_{B}}, D_{2_{A}}$, and $D_{3_{B}}$ are reverse-biased, and they are OFF. The inductor $L_{1}$ transfers its energy to the VMC stage, while $L_{2}$ starts drawing power from the source. The state equations are given by

$$
\begin{equation*}
L_{1} \frac{d i_{L_{1}}}{d t}=v_{L_{1}}=V_{i n}-V_{c_{1 A}}=V_{i n}+V_{c_{2 A}}-V_{c_{3 A}}=V_{i n}+V_{c_{1 B}}-V_{c_{2 B}} \tag{5}
\end{equation*}
$$

To find the voltage transfer function, one can apply the voltage second balance to the inductor voltages. So, the average value of the voltage across the inductors $L_{1}$ and $L_{2}$ are given by

$$
\begin{align*}
& \left\langle v_{L_{1}}\right\rangle=\int_{0}^{d T} V_{i n} d t+\int_{d T}^{T}\left(V_{i n}-V_{C_{1_{A}}}\right) d t=0  \tag{6}\\
& \left\langle v_{L_{2}}\right\rangle=\int_{0}^{d T} V_{i n} d t+\int_{d T}^{T}\left(V_{i n}-V_{C_{1_{B}}}\right) d t=0 \tag{7}
\end{align*}
$$

From previous equations, the capacitor voltage can be obtained. The first-stage capacitor voltage is given by

$$
\begin{equation*}
V_{C_{1_{A}}}=V_{C_{1_{B}}}=\frac{V_{i n}}{1-d} \tag{8}
\end{equation*}
$$

The relationship between the second-stage capacitor voltage and the first-stage capacitor voltage can be given by

$$
\begin{equation*}
V_{C_{2 A}}=V_{C_{2 B}}=V_{c_{1 A}}+V_{c_{1 B}}=\frac{2 V_{i n}}{1-d} \tag{9}
\end{equation*}
$$

The third-stage capacitor voltage is given by

$$
\begin{equation*}
V_{c_{3 A}}=V_{c_{3 B}}=V_{c_{2 A}}+V_{c_{2 B}}-V_{c_{1 B}}=\frac{3 V_{i n}}{1-d} \tag{10}
\end{equation*}
$$

The output voltage is the sum of the voltages across the last-stage capacitors. Therefore, the voltage gain ratio for the proposed converter with a three-stage VMC is given by

$$
\begin{equation*}
\frac{V_{o}}{V_{i n}}=\frac{6}{1-d} \tag{11}
\end{equation*}
$$

One can generalize the equations for the $N^{\text {th }}$ stage converter. The capacitor voltages in each stage are given by

$$
\begin{equation*}
V_{c_{N A}}=V_{c_{N B}}=\frac{N V_{i n}}{1-d} \tag{12}
\end{equation*}
$$

The output voltage for the $N^{\text {th }}$ stage converter is given by

$$
\begin{equation*}
V_{o}=V_{c_{N A}}+V_{c_{N B}}=\frac{2 N V_{i n}}{1-d} \tag{13}
\end{equation*}
$$

Therefore, the voltage gain ratio is given by

$$
\begin{equation*}
\frac{V_{o}}{V_{i n}}=\frac{2 N}{1-d} \tag{14}
\end{equation*}
$$

Equation 14 is an ideal gain at $d_{1}=d_{2}$ and a single input $V_{i n}$. However, the converter can work with asymmetrical duty cycle ratios and also with two independent power sources. Table 1 summarizes the output voltage gain at different duties as well as with two different independent input voltage sources.

Table 1. Output voltage at different cases

| Case | the output voltage |
| :---: | :---: |
| $d_{1} \neq d_{2}$ and $V_{i n_{1}} \neq V_{i n_{2}}$ | $N\left(\frac{V_{i n_{1}}}{1-d_{1}}+\frac{V_{i n_{2}}}{1-d_{2}}\right)$ |
| $d_{1} \neq d_{2}$ and $V_{i n_{1}}=V_{i n_{2}}$ | $N V_{i n}\left(\frac{1}{1-d_{1}}+\frac{1}{1-d_{2}}\right)$ |
| $d_{1}=d_{2}$ and $V_{i n_{1}} \neq V_{i n_{2}}$ | $\frac{N}{1-d}\left(V_{i n_{1}}+V_{i n_{2}}\right)$ |
| $d_{1}=d_{2}$ and $V_{i n_{1}}=V_{i n_{2}}$ | $\frac{2 N V_{i n}}{1-d}$ |



Figure 10. Voltage gain vs. the duty cycle at different numbers of VMC stages.

Increasing the number of VMC stages increases the voltage-gain ratio, as shown in Figure 10. However, practical voltage gain might be reduced due to the nonidealities. The proposed converter can be compared to various interleaved topologies, such as the interleaved boost converter with a Dickson voltage multiplier that was proposed in [26]. The circuit in [26] suffers from high voltage stress on its capacitors as the number of stages increases, and that might be challenging in high power applications. The modified Dickson voltage multiplier that was proposed in [25] is an improved version of the converter in [26]. The circuit connects the output ground to the first stage of the Dickson VMC, and therefore some of the internal capacitors have reduced voltage stress. However, the output capacitor still has high voltage stress. Another drawback of the aforementioned converters is that there is an uneven current share between the inductors when the converter has an even number of VMC stages. Table 2 shows a comparison summary of the proposed converter with the converters presented in [26] and [25]. The proposed converter has the lowest maximum stress and the highest voltage-gain ratio. The active switch voltage stress is also the lowest. The voltage stress across diodes is equal to the converter proposed in [25]. Both the converter presented in [25] and the proposed converter have a floating output feature, which requires a differential voltage sensor for voltage feedback. Nevertheless, the grounded output load is not necessary to interface the PV panels, where the control circuit goal is to extract the maximum power.

Table 2. Comparison between Different Topologies

| Topology | Interleaved with the <br> conventional Dickson [26] | Interleaved with the <br> modified Dickson [25] | Proposed <br> Converter |
| :---: | :---: | :---: | :---: |
| Static Gain | $\frac{N+1}{1-D}$ | $\frac{N+1}{1-D}$ | $\frac{2 N}{1-D}$ |
| Maximum stress | $\frac{V_{o}}{N}$ | $\frac{V_{o}}{2}$ | $\frac{V_{o}}{2 N}$ |
| on Switches | $\frac{2 V_{o}}{N+1}$ | $\frac{V_{o}}{N}$ | $\frac{V_{o}}{N}$ |
| Maximum stress |  | $V_{o}$ | $\frac{V_{o}}{2}$ |
| on Diodes | $V_{o}$ | Only with | Equal regardless of <br> Maximum stress <br> on Capacitors |
| Equal inductors <br> current sharing | Only with | odd number of stages |  |
| Output connection | grounded | odd number of stages | number of stages |
| floating | floating |  |  |



Figure 11. Waveforms of the DCM mode of operation

## 5. DISCONTINOUS CONDUCTION MODE AND BOUNDARY CONDUCTION MODE

### 5.1. DCM OPERATION

In DCM mode, the converter has five modes of operation. Three of these modes are similar to the one for a converter operating in CCM mode. The other two are mode 4 and mode 5 . Mode 4 occurs after mode 2 , where $I_{L_{1}}$ is zero, and mode 5 occurs after mode 3 , where $I_{L_{2}}$ is zero. The sequence of the modes is mode 1 , mode 2 , mode 4 , mode 1 , mode 3 , mode 5, and then it repeats. The waveforms of the interleaved boost stage operating in DCM mode are shown in Figure 11


Figure 12. DCM modes: a) mode 4 , when $i_{L_{2}}$ hits the zero b) mode 5 , when $i_{L_{1}}$ hits the zero
5.1.1. Mode 1. same as mode 1 in CCM
5.1.2. Mode 2. same as mode 2 in CCM
5.1.3. Mode 3. same as mode 3 in CCM.
5.1.4. Mode 4. During this mode, $Q_{1}$ is OFF and $Q_{2}$ is ON. The inductor $L_{2}$ is still being charged from the input source. The inductor $L_{1}$ discharged all of its stored energy to the VMC stages, and the current is zero. The zero current is not enough to force the diodes to become forward-biased. Therefore all diodes are reversed-biased. The equivalent circuit of this mode is shown in Figure 12(a).
5.1.5. Mode 5. In this mode, $Q_{1}$ is ON and $Q_{2}$ is OFF. The input source is charging $L_{1}$. The $L_{2}$ discharged its energy to the VMC stage, and the $I_{L_{2}}$ is zero. All diodes are reversed=biased, and the output is fed by the last stage capacitors. The equivalent circuit of this mode is shown in Figure 12(b).
5.1.6. Steady-state Analysis. . The voltage gain and voltage across capacitors can be obtained by applying the voltage second balance across the inductors. The voltage of the first capacitors is calculated by

$$
\begin{equation*}
V_{1 a}=V_{1 b}=\frac{1}{2}\left(1+\sqrt{1+\frac{d^{2}}{9 \tau}}\right) \times V_{i n} \tag{15}
\end{equation*}
$$

where $\tau=\frac{L \times f_{s}}{R}$ The output of the second and third stage output capacitors are given by

$$
\begin{gather*}
V_{C_{2 a}}=V_{C_{2 b}}=\left(1+\sqrt{1+\frac{d^{2}}{9 \tau}}\right) \times V_{i n}  \tag{16}\\
V_{C_{3 a}}=V_{C_{3 b}}=\frac{3}{2}\left(1+\sqrt{1+\frac{d^{2}}{9 \tau}}\right) \times V_{i n} \tag{17}
\end{gather*}
$$

The output voltage equals the sum of the voltage across the last stage's capacitors, which can be calculated by

$$
\begin{equation*}
V_{o}=3\left(1+\sqrt{1+\frac{d^{2}}{9 \tau}}\right) \times V_{i n} \tag{18}
\end{equation*}
$$

Previous equations can be generalized for a converter with $N$ number of stages. The $n^{t h}$ stage capacitor voltage is given by

$$
\begin{equation*}
V_{C_{n a}}=V_{C_{n b}}=\frac{n}{2}\left(1+\sqrt{1+\frac{4 d^{2}}{\tau \times(2 N)^{2}}}\right) \times V_{i n} \tag{19}
\end{equation*}
$$

where $n$ is a positive integer. The voltage gain is given by

$$
\begin{equation*}
V_{o}=N\left(1+\sqrt{1+\frac{4 d^{2}}{\tau \times(2 N)^{2}}}\right) \times V_{i n} \tag{20}
\end{equation*}
$$

Figure 13 shows the voltage gain of the proposed converter in the DCM mode at $\tau=$ $1.25 \times 10^{-3}$. The voltage gain in DCM is higher than in CCM. However, that comes at the cost of increasing the current ripples across the components.


Figure 13. The gain of the converter at $\tau=1.25 \times 10^{-3}$

### 5.2. BOUNDARY CONDUCTION MODE (BCM)

The converter is operating in BCM if the average value of the inductor current is equal to the inductor current ripple. In BCM, one can obtain the $\tau_{B C M}$ by equating the voltage gain of the CCM to the voltage gain of the DCM, as follows

$$
\begin{equation*}
\frac{2 N}{1-d}=N\left(1+\sqrt{1+\frac{4 d^{2}}{\tau \times(2 N)^{2}}}\right) \tag{21}
\end{equation*}
$$

The time constant of the inductor is calculated by

$$
\begin{equation*}
\tau_{B C M}=\frac{d(1-d)^{2}}{4 N^{2}} \tag{22}
\end{equation*}
$$

The time constant is plotted versus the duty cycle at different numbers of VMC stages, as shown in Figure 14. CCM mode occurs when $\tau$ is more than $\tau_{B C M}$.


Figure 14. The boundary between CCM and $\mathrm{DCM} \tau_{B C M}$ at different numbers of bi-fold VMC cells.

## 6. COMPONENTS SELECTION AND EFFICIENCY CALCULATIONS

### 6.1. INDUCTOR SELECTION

The average value of inductor currents is dependent on the load current and the number of VMC stages. The average value of the input current can be found with the following equation:

$$
\begin{equation*}
I_{i n}=\frac{2 N I_{o}}{1-d} \tag{23}
\end{equation*}
$$

The input current is equally shared between inductors and can be calculated by

$$
\begin{equation*}
I_{L_{1}, a v g}=I_{L_{2}, a v g}=\frac{I_{i n}}{2}=\frac{N I_{o}}{1-d} \tag{24}
\end{equation*}
$$

The critical inductance that is required to ensure the converter operates in CCM mode is calculated by

$$
\begin{equation*}
L_{1, \text { crit }}=L_{2, \text { crit }}=\frac{V_{i n} d(1-d)}{2 N I_{o} f_{s}} \tag{25}
\end{equation*}
$$

Inductors are normally designed based on the desired value of the inductor current ripple. The equations for $L_{1}$ and $L_{2}$ selection are

$$
\begin{align*}
& L_{1}=\frac{V_{i n} d}{\Delta i_{L_{1}} f_{s}}  \tag{26}\\
& L_{2}=\frac{V_{i n} d}{\Delta i_{L_{2}} f_{s}} \tag{27}
\end{align*}
$$

The peak value of the inductor current is obtained by

$$
\begin{align*}
& I_{L_{1}, p k}=\frac{N I_{o}}{1-d}+\frac{V_{\text {in }} d}{2 L_{1} f_{s}}  \tag{28}\\
& I_{L_{2}, p k}=\frac{N I_{o}}{1-d}+\frac{V_{\text {in }} d}{2 L_{2} f_{s}} \tag{29}
\end{align*}
$$

The RMS current of the inductors is given by

$$
\begin{align*}
& I_{L_{1}, R M S}=\sqrt{\left(\frac{N I_{o}}{1-d}\right)^{2}+\left(\frac{V_{\text {in }} d}{2 \sqrt{3} L_{1} f_{s}}\right)^{2}}  \tag{30}\\
& I_{L_{2}, R M S}=\sqrt{\left(\frac{N I_{o}}{1-d}\right)^{2}+\left(\frac{V_{\text {in }} d}{2 \sqrt{3} L_{2} f_{s}}\right)^{2}} \tag{31}
\end{align*}
$$

### 6.2. ACTIVE SWITCH SELECTION

The active switches are implemented using MOSFETs due to their ability to operate at high switching frequencies. To select MOSFETs for this topology, the maximum stresses on the switches need to be calculated. The voltage stress on the MOSFETs depends on the number of stages. The stresses on the active switches are given by

$$
\begin{equation*}
V_{Q_{1}}=V_{Q_{2}}=\frac{V_{o}}{2 N}=\frac{V_{i n}}{1-d} \tag{32}
\end{equation*}
$$

The maximum current that passes through the switches is given by

$$
\begin{equation*}
I_{S, p k}=\frac{2 N I_{o}}{1-D}+\frac{V_{i n} d}{2 L f_{s}} \tag{33}
\end{equation*}
$$

The average currents passing through the active switches are given by

$$
\begin{gather*}
I_{Q_{1, p k}}=I_{Q_{2, p k}}=\frac{2 N I_{o}}{1-d}+\frac{V_{i n} d}{2 L f_{s}}  \tag{34}\\
I_{Q_{1, a v g}}=I_{Q_{2, a v g}}=\frac{N I_{o}}{1-d} \tag{35}
\end{gather*}
$$

The RMS value is approximated by the following equation:

$$
\begin{equation*}
I_{Q_{1, r m s}}=I_{Q_{2, r m s}}=\frac{N I_{o} d}{\sqrt{(1-d)^{3}}} \tag{36}
\end{equation*}
$$

### 6.3. DIODE SELECTION

One of the advantages of this topology is that the voltage stresses across the diode also depend on the number of stages. The more stages, the less voltage stress on the diodes. The maximum voltage that the diodes have to block is calculated by

$$
\begin{equation*}
V_{D_{N_{\max }}}=\frac{V_{o}}{N} \tag{37}
\end{equation*}
$$

The total average currents of the diode are given by

$$
\begin{equation*}
I_{D_{N_{A}}}=I_{D_{N_{B}}}=\frac{V_{o}}{R} \tag{38}
\end{equation*}
$$

The RMS current is given by

$$
\begin{equation*}
I_{D_{N_{A}}, r m s}=I_{D_{N_{B}}, r m s}=\frac{V_{o}}{R} \sqrt{\frac{1}{1-d}} \tag{39}
\end{equation*}
$$

### 6.4. CAPACITORS SELECTION

The capacitors selection is determined by the maximum current and voltage rating. The maximum voltage stress across the capacitors is already calculated in. Equally important, the maximum allowed voltage ripple and frequency determine the minimum required capacitance. Both capacitors in each VMC stage have to be equal to ensure equal current sharing operation [33]. The output capacitor selection depends on the allowed voltage ripples. Both output capacitors have to be equal, and they are selected based on the following equation:

$$
\begin{equation*}
C=\frac{I_{o}(1-D) T_{S}}{\Delta V_{C_{1}}} \tag{40}
\end{equation*}
$$

The RMS current of the capacitors can be given by

$$
\begin{gather*}
I_{C_{3 A, r m s}}=I_{C_{3 B, r m s}}=I_{o} \sqrt{\frac{d}{1-d}}  \tag{41}\\
I_{C_{1 A, r m s}}=I_{C_{1 B, r m s}}=I_{o}\left(1+\sqrt{\frac{d}{1-d}}\right)  \tag{42}\\
I_{C_{2 A, r m s}}=I_{C_{2 B, r m s}}=I_{o}\left(1+\sqrt{\frac{d}{1-d}}\right) \tag{43}
\end{gather*}
$$

### 6.5. EFFICIENCY ANALYSIS

The conduction loss in the DC resistance of the inductor $\left(R_{L}\right)$ is given by

$$
\begin{equation*}
P_{L}=\sum_{i=1}^{\phi} I_{L_{i, r m s}}^{2} \times R_{L_{i}} \tag{44}
\end{equation*}
$$

In cases of $\phi=2, L_{1}=L_{2}$, and $R_{L_{1}}=R_{L_{2}}$, the conduction power loss in the inductors can be given by

$$
\begin{equation*}
P_{L_{t} o t}=2 R_{L}\left[\frac{N^{2}}{(1-d)^{2}} \frac{V_{o}^{2}}{R^{2}}+\frac{d^{2} V_{i n}^{2}}{\left(2 \sqrt{3} L f_{s}\right)^{2}}\right] \tag{45}
\end{equation*}
$$

The total switching loss in both MOSFETs is calculated by

$$
\begin{equation*}
P_{Q_{1 S W}}=P_{Q_{2 S W}}=\frac{f V_{\text {in }}}{2(1-d)^{2}}\left(N I_{o}\left(T_{o n}+T_{o f f}\right)+C_{o s s} V_{i n}\right) \tag{46}
\end{equation*}
$$

where $C_{\text {oss }}$ is the output capacitance of the MOSFETs, and $T_{\text {on }}$ and $T_{o f f}$ are the turn on and turn off times [34]. The conduction loss in the MOSFET is given by

$$
\begin{equation*}
P_{Q_{1_{c o n}}}+P_{Q_{2_{c o n}}}=I_{Q_{1, r m s}} R_{O N_{1}}+I_{Q_{2, r m s}} R_{O N_{2}} \tag{47}
\end{equation*}
$$

The conduction power loss of the diode can be calculated by

$$
\begin{equation*}
P_{D}=\sum_{i=1}^{N} I_{D_{a v g}} \times V_{F}+\sum_{i=1}^{N} I_{D_{r m s}} \times r_{f} \tag{48}
\end{equation*}
$$

The power loss through a capacitor is given by

$$
\begin{equation*}
P_{C}=I_{C_{r m s}}^{2} E S R \tag{49}
\end{equation*}
$$

The total power loss is given by

$$
\begin{align*}
P_{\text {Loss }}= & P_{L_{\text {tot }}}+\sum_{i=1}^{\phi} P_{Q_{i, S W}}+\sum_{i=1}^{\phi} P_{Q_{i, \text { cond }}} \\
& +\sum_{n=1}^{2 N} P_{D_{n}}+\sum_{n=1}^{2 N} P_{C_{n}} \tag{50}
\end{align*}
$$

The efficiency of the converter is given by

More detailed information about the efficiency of the proposed converter is presented in Section 7.

## 7. SIMULATION

The proposed converter was simulated using the PLECS block set in the MATLAB/SIMULINK software, with the variable-step continuous solver (ode23), a maximum time step of $10^{-7} s$, and a tolerance of $10^{-5}$. The component parameters used in this simulation are listed in Table 2. To avoid singular loops and errors, small parasitic elements are included in the simulation. The voltage and current waveforms of the switches and the inductors are shown in Figure 15. The maximum stress on active switches $Q_{1}$ and $Q_{2}$ is 66.6 V , and the average and peak values of the switch currents are 5 A and 6.3 A , respectively. Similarly, the average current of each inductor is $5 A$, and the RMS current is $\simeq 5.1 \mathrm{~A}$. The inductor currents are interleaved, and that can increase the frequency of the input current ripple currents so that these ripples can be easily filtered out with smaller capacitors than the CBC. Figure 16 shows the diodes' voltage and current waveforms. The maximum voltage stress on the diodes is 133.3 V , the average current is 0.5 A , and the RMS current is 0.91 A . Figure 17 shows the waveforms of the voltage and the current of the capacitors. The voltage across each of the output capacitors is $\simeq 200 \mathrm{~V}$, and the RMS current is 1.26 A . The second stage capacitors have 133 V , and the RMS current is 0.76 A . The first-stage capacitors have 57 V , and the RMS current is 0.76 A . The figure also shows the capacitors' voltage ripple cancellation at each stage.

Table 3. List of parameters used in the simulation

| Parameter | Value |
| :---: | :---: |
| Input voltage | 20 V |
| Output voltage | 400 V |
| Load resistance | $800 \Omega$ |
| Ideal duty cycle | 0.7 |
| Switching frequency | 100 kHz |
| Inductors | $100 \mu \mathrm{H}$ |
| Capacitors | $10 \mu \mathrm{~F}$ |



Figure 15. Voltages and currents of active switches (left) and inductors (right)


Figure 16. Voltage and current stress through diodes


Figure 17. Voltage and current stress on capacitors. The voltage ripples are partially canceled.

Table 4. Component Listing for the Hardware Prototype

| Item | Designation | Rating | Part No. |
| :---: | :---: | :---: | :---: |
| Inductor | $L_{1}, L_{2}$ | $100 \mu H, D C R=25 m \Omega$, | 60B104C |
|  | $C_{1 A}, C_{2 A}$ |  | EXH2E106HRPT |
| Capacitor | $C_{1 B} C_{2 B}$ | $10 \mu \mathrm{~F}$ |  |
|  | $C_{3 A}, C_{3 B}$ | $150 \mathrm{~V}, 37 \mathrm{~A}$ | IPA105N15N3 |
| MOSFET | $Q_{1}, Q_{2}$ | $R_{d s(o n)}=10.525 \mathrm{~m} \Omega$ |  |
|  | $D_{1 A}, D_{2 A}$ | $250 V, 40 \mathrm{~A}$ | MBR40250G |
| Diode | $D_{1 B}, D_{2 B}$ | $V_{F}=0.86 \mathrm{~V}, t_{r r}=35 \mathrm{~ns}$ | L100J100E, L225J50RE |
|  | $R_{\text {load }}$ | multiple values | L225J250E,L225J500E |

## 8. EXPERIMENTAL IMPLEMENTATION AND RESULTS

A 200 W hardware prototype was implemented experimentally to verify the analysis and simulation presented in the previous sections. Figure 18 shows the annotated prototype board of the proposed converter. The converter was designed for a nominal converter ratio $\frac{400}{20}=20$ and a duty cycle of 0.7 . The switching frequency was 50 kHz . The components used to implement the prototype are listed in Table 4. The active switches were implemented using MOSFETs IPA105N15N3 for their low on-resistance, low gate capacitance, and low switching power loss. Schottky diodes MBR40250G were selected to implement the blocking diodes of the VMC because of their fast recovery time as well as their relatively low forward voltage. Film capacitors were selected to implement the blocking and output capacitors, which have a low equivalent series resistance and a high voltage rating. The converter was fed by the N5766A DC power supply to power a 200 W load, which was implemented using a combination of ceramic resistors. Figure 18 shows the thermal image of the converter operating at 100 W , and it shows that the active switches are the only part that is heating up. Figure 19 shows the inductors and active switch currents at 80 W . Each inductor current has an average value of 2 A and a peak current of $\simeq 2.1 \mathrm{~A}$. They are shifted $180^{\circ}$, and that doubles the input current ripple frequency as shown. Figure 20 shows the voltage stress across $Q_{1}$ and $Q_{2}$, as well as the diodes; the stresses across the active switches are 66 V , and the maximum voltage on the diodes is 133 V .


Figure 18. The hardware prototype of the proposed converter (left) and the thermal image of the proposed converter operating at 100 W (right)

The capacitor voltages, stage voltage, and voltage ripples are shown in Figure 21. The stage 1 capacitor voltage is 66.67 V each. The stage 2 capacitor voltage is 133.34 V each. The output stage capacitors have 200 V of stress each, and the output voltage is 400 V .

Figure 22 shows the breakdown of the component loss, excluding the inductor core loss. The breakdown percentage of the losses at 100 W is as follows: the first major loss source are the diodes with about $57 \%$ of the total loss; the second major loss source are the active switches. They are the culprit for $30.5 \%$ of the total loss due to the conduction and switching loss. The capacitors and inductors conduction losses account of $0.6 \%$ and $11.3 \%$, respectively. The loss breakdown assumed the conduction patterns of the diodes are equal, which in practice can be slightly different. Therefore, the diodes' conduction loss is overestimated, and it is lower in experimentation. The overall efficiency is shown in Figure 24. The converter has a dimension of $3.98^{\prime \prime} L \times 3.35 " \mathrm{~W}$, with a height of 1.38 in . The power density of the converter is roughly $21.7 \mathrm{~W} / \mathrm{in}^{3}$. The inductors and film capacitor take dominant real estate of the PCB. The power density could be more than $45 \mathrm{~W} / \mathrm{in}^{3}$ if multilayer ceramic capacitors were used instead of film capacitors, with, of course, a significant increase in the total cost.


Figure 19. Inductor currents and smooth pre-filtered input current (left) and active switches currents (right)


Figure 20. Voltage stress across active switches and diodes


Figure 21. Capacitor voltages and AC voltage ripples


Figure 22. Loss (left) and loss distribution (right) of the converter as a function of the load.


Figure 23. Diode currents (upper waveforms) and capacitor currents (lower waveforms)


Figure 24. Efficiency of the converter at different loads

## 9. CONCLUSION

This paper has presented a high-voltage-gain DC-DC step-up converter to interface renewable energy sources to a higher voltage DC bus, such as a 20 V input source to a $400 V_{D C}$. The converter employs a bi-fold Dickson VMC with an interleaved boost stage to obtain a high voltage gain. Several features make the converter desirable, such as low voltage stress across components, modularity, and the continuity of the input current. The converter balances the capacitor voltages and features equal current sharing among phases, which improves the conduction losses on both inductors and MOSFETs. Additionally, the proposed converter is capable of converting power from either a single or two independent PV panels. An analysis of the converter and the selection of the components are discussed in detail and supported by the simulation results. A 200-W hardware prototype was implemented to validate the analysis and the simulation.

## REFERENCES

[1] "New hikari supercomputer starts solar hvdc," https://www.tacc.utexas.edu/-/new-hikari-supercomputer-starts-solar-hvdc, (Accessed on 02/12/2018).
[2] M. E. Baran and N. R. Mahajan, "Dc distribution for industrial systems: opportunities and challenges," IEEE Transactions on Industry Applications, vol. 39, no. 6, pp. 1596-1601, Nov 2003.
[3] J. G. Ciezki and R. W. Ashton, "Selection and stability issues associated with a navy shipboard dc zonal electric distribution system," IEEE Transactions on Power Delivery, vol. 15, no. 2, pp. 665-669, Apr 2000.
[4] A. Stupar, T. Friedli, J. Minibock, and J. W. Kolar, "Towards a $99 \%$ efficient threephase buck-type pfc rectifier for 400-v dc distribution systems," IEEE Transactions on Power Electronics, vol. 27, no. 4, pp. 1732-1744, April 2012.
[5] Y. Sato, Y. Tanaka, A. Fukui, M. Yamasaki, and H. Ohashi, "Sic-sit circuit breakers with controllable interruption voltage for 400-v dc distribution systems," IEEE Transactions on Power Electronics, vol. 29, no. 5, pp. 2597-2605, May 2014.
[6] P. T. Krein, "Data center challenges and their power electronics," CPSS Transactions on Power Electronics and Applications, vol. 2, no. 1, pp. 39-46, 2017.
[7] M. Kasper, D. Bortis, T. Friedli, and J. W. Kolar, "Classification and comparative evaluation of pv panel integrated dc-dc converter concepts," in Power Electronics and Motion Control Conference (EPE/PEMC), 2012 15th International, Sept 2012, pp. LS1e.4-1-LS1e.4-8.
[8] F. L. Tofoli, D. d. C. Pereira, W. J. de Paula, and D. d. S. Oliveira Júnior, "Survey on non-isolated high-voltage step-up dc-dc topologies based on the boost converter," IET Power Electronics, vol. 8, no. 10, pp. 2044-2057, 2015.
[9] B. C. Barry, J. G. Hayes, and M. S. Ryłko, "Ccm and dcm operation of the interleaved two-phase boost converter with discrete and coupled inductors," IEEE Transactions on Power Electronics, vol. 30, no. 12, pp. 6551-6567, Dec 2015.
[10] R. N. A. L. e Silva Aquino, F. L. Tofoli, P. P. Praca, D. d. S. Oliveira, and L. H. S. C. Barreto, "Soft switching high-voltage gain dc-dc interleaved boost converter," IET Power Electronics, vol. 8, no. 1, pp. 120-129, 2015.
[11] L. Huber and M. M. Jovanovic, "A design approach for server power supplies for networking applications," in APEC 2000. Fifteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.00CH37058), vol. 2, 2000, pp. 1163-1169 vol.2.
[12] Y. Gu, D. Zhang, X. Wu, and X. Zhang, "Research on stability improvement of the cascaded dc-dc converters based on ac signal sampling control method," IEEE Transactions on Power Electronics, vol. 33, no. 5, pp. 4547-4559, May 2018.
[13] M. T. Zhang, Y. Jiang, F. C. Lee, and M. M. Jovanovic, "Single-phase three-level boost power factor correction converter," in Applied Power Electronics Conference and Exposition, 1995. APEC '95. Conference Proceedings 1995., Tenth Annual, no. 0, Mar 1995, pp. 434-439 vol.1.
[14] H. C. Chen and W. J. Lin, "Mppt and voltage balancing control with sensing only inductor current for photovoltaic-fed, three-level, boost-type converters," IEEE Transactions on Power Electronics, vol. 29, no. 1, pp. 29-35, Jan 2014.
[15] Y. Zhang, J. T. Sun, and Y. F. Wang, "Hybrid boost three-level dc-dc converter with high voltage gain for photovoltaic generation systems," IEEE Transactions on Power Electronics, vol. 28, no. 8, pp. 3659-3664, Aug 2013.
[16] Q. M. Li and F. C. Lee, "Design consideration of the active-clamp forward converter with current mode control during large-signal transient," IEEE Transactions on Power Electronics, vol. 18, no. 4, pp. 958-965, July 2003.
[17] R. Ayyanar and N. Mohan, "Novel soft-switching dc-dc converter with full zvs-range and reduced filter requirement. i. regulated-output applications," IEEE Transactions on Power Electronics, vol. 16, no. 2, pp. 184-192, Mar 2001.
[18] K. C. Tseng and C. C. Huang, "High step-up high-efficiency interleaved converter with voltage multiplier module for renewable energy system," IEEE Transactions on Industrial Electronics, vol. 61, no. 3, pp. 1311-1319, March 2014.
[19] A. Abramovitz, T. Cheng, and K. Smedley, "Analysis and design of forward converter with energy regenerative snubber," IEEE Transactions on Power Electronics, vol. 25, no. 3, pp. 667-676, March 2010.
[20] G. Spiazzi, P. Mattavelli, and A. Costabeber, "High step-up ratio flyback converter with active clamp and voltage multiplier," IEEE Transactions on Power Electronics, vol. 26, no. 11, pp. 3205-3214, Nov 2011.
[21] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Switched-capacitor/switched-inductor structures for getting transformerless hybrid dc-dc pwm converters," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 55, no. 2, pp. 687-696, March 2008.
[22] Y. J. A. Alcazar, D. de Souza Oliveira, F. L. Tofoli, and R. P. Torrico-Bascopé, "Dcdc nonisolated boost converter based on the three-state switching cell and voltage multiplier cells," IEEE Transactions on Industrial Electronics, vol. 60, no. 10, pp. 4438-4449, Oct 2013.
[23] J. C. Rosas-Caro, J. M. Ramirez, F. Z. Peng, and A. Valderrabano, "A dc-dc multilevel boost converter," IET Power Electronics, vol. 3, no. 1, pp. 129-137, January 2010.
[24] B. Wu, S. Li, Y. Liu, and K. M. Smedley, "A new hybrid boosting converter for renewable energy applications," IEEE Transactions on Power Electronics, vol. 31, no. 2, pp. 1203-1215, Feb 2016.
[25] B. Baddipadiga and M. Ferdowsi, "A high-voltage-gain dc-dc converter based on modified Dickson charge pump voltage multiplier," IEEE Transactions on Power Electronics, vol. PP, no. 99, pp. 1-1, 2016.
[26] V. A. K. Prabhala, P. Fajri, V. S. P. Gouribhatla, B. P. Baddipadiga, and M. Ferdowsi, "A dc-dc converter with high voltage gain and two input boost stages," IEEE Transactions on Power Electronics, vol. 31, no. 6, pp. 4206-4215, June 2016.
[27] G. Palumbo and D. Pappalardo, "Charge pump circuits: An overview on design strategies and topologies," IEEE Circuits and Systems Magazine, vol. 10, no. 1, pp. 31-45, First 2010.
[28] Y. Lei, R. May, and R. Pilawa-Podgurski, "Split-phase control: Achieving complete soft-charging operation of a dickson switched-capacitor converter," IEEE Transactions on Power Electronics, vol. 31, no. 1, pp. 770-782, Jan 2016.
[29] A. Alzahrani, P. Shamsi, and M. Ferdowsi, "Analysis and design of bipolar dickson dc-dc converter," in 2017 IEEE Power and Energy Conference at Illinois (PECI), Feb 2017, pp. 1-6.
[30] __, "Boost converter with bipolar dickson voltage multiplier cells," in 2017 IEEE 6th International Conference on Renewable Energy Research and Applications (ICRERA), Nov 2017, pp. 228-233.
[31] I. G. Hansen and G. R. Sundberg, "Space station $20-k h z$ power management and distribution system," in 1986 17th Annual IEEE Power Electronics Specialists Conference, June 1986, pp. 676-683.
[32] A. Alzahrani, P. Shamsi, and M. Ferdowsi, "A novel interleaved non-isolated highgain dc-dc boost converter with Greinacher voltage multiplier cells," in 2017 IEEE 6th International Conference on Renewable Energy Research and Applications (ICRERA), Nov 2017, pp. 222-227.
[33] C. T. Pan, C. F. Chuang, and C. C. Chu, "A novel transformer-less adaptable voltage quadrupler dc converter with low switch voltage stress," IEEE Transactions on Power Electronics, vol. 29, no. 9, pp. 4787-4796, Sept 2014.
[34] Y. Xiong, S. Sun, H. Jia, P. Shea, and Z. J. Shen, "New physical insights on power mosfet switching losses," IEEE Transactions on Power Electronics, vol. 24, no. 2, pp. 525-531, Feb 2009.

# III. A FAMILY OF HIGH-VOLTAGE-GAIN MULTILEVEL BOOST CONVERTERS 

Ahmad Alzahrani, Pourya Shamsi, and Mehdi Ferdowsi<br>Departement of Electrical and Computer Engineering<br>Missouri University of Science and Technology<br>\{asakw9, shamsip, ferdowsi\}@mst.edu


#### Abstract

This paper presents various topologies based on multilevel boost converters, with a focus on those derived from three-level boost converters (TLB). The TLB is a common dc-dc step-up topology and is widely used in various applications, such as power factor correction (PFC) and voltage regulation. Using such topology in applications that require high voltage gain is a challenge because of the insufficient voltage gain. The proposed family utilizes several different techniques to increase the voltage gain of the TLB. These techniques include using coupled inductors, switched inductor cells, or a flyback transformer. An example converter of TLB with a flyback transformer is fully illustrated with modes of operation, a steady-state analysis and component selection. The converter simulated to proof the theory and analysis, which is used to convert a 20 V to 200 V . The converter was also simulated to extract power from three PVL-136 photovoltaic (PV) panels using an MPPT algorithm. An $80 W$ hardware prototype was implemented in the lab to validate the simulation and the analysis.


Keywords: High-Gain, three-Level, dc-dc, boost, self-left, coupled inductor, flyback, MPPT, solar, PV

## 1. INTRODUCTION

Power electronics converters have an indispensable role in integrating renewable energy sources to the electric power grid. As more renewable energy sources are used, more efficient components and converters are desirable. Renewable energy sources, in general, suffer from low voltage output and high dependence on weather conditions. Photovoltaics energy also has one more issue, which is shading. Shading can reduce the output power of the solar panel and possibly even create hot spots, which might lead to damage in the solar cell itself. The stochastic nature of the PV output leads to a variable maximum power point and variable input voltage, which necessitates a maximum power point tracker (MPPT) [1-3]. Connecting several panels in series increases the overall voltage and power. However, voltage mismatches between cells leads to a reduction of efficiency and output power. Connecting solar panels in parallel increases the total current, but the voltage is still as that of a single cell [4-6].

In this case, a step up converter with a high-voltage-gain ratio is needed. The CBC can achieve high gain at high duty cycles, in theory. In reality, achieving high gain with the CBC is impracticable because of the conduction losses and the nonidealities [7, 8]. Also using the CBC to operate in the continuous conduction mode (CCM) requires bulky magnetics and high rating switching devices [9-11]. The voltage gain can be increased by cascading several CBCs. Each stage operates at a lower value duty ratio, and the overall voltage gain is high. However, cascading two or more CBCs means processing the power two times or more, which might reduce the performance of the converter and complicate the control design [12,13]. Similarly, stacking several CBCs can share the power and reduce the current rating, but there is no improvement in the voltage gain. A hybrid flyback-boost converter utilizes the flyback transformer to increase the voltage gain of the CBC [13]. The voltage gain of the converter is a function of the transformer turns ratio. However, using a transformer would increase the weight and volume of the converter and decrease the power density. The TLB converter was introduced to reduce the voltage stress of the
semiconductors, and reduce the size of the magnetic elements by increasing the effective frequency. The drawback of the TLB converter is the low voltage gain, which is not sufficient for renewable energy sources that have low voltage. The conventional isolated converters such as flyback, forward and push-pull draw a discontinuous current from the input source, which make them not suitable for use in renewable energy applications [14, 15].

Flying capacitor voltage multiplying converters can achieve high gain with low voltage stress across the components and operate in the CCM with minimal inductance due to the high effective frequency. The effective frequency value is a multiple of the switching frequency, which is based on the number of stages [16-18]. However, the minimum duty cycle and the phase shift is a function of the stages. That is, the greater the FCML level, the higher the duty cycle that is required, and that limits the range of the operating duty cycle. The narrow range of the duty cycle can be a disadvantage in cases with MPPT control and load matching.

The voltage gain can be increased by using a transformer or a coupled inductor, either an isolated or integrated one [19-21]. Therefore, the voltage gain becomes a function of the turns ratio, and as gain requirement increased, so does the turns ratio requirement. However, the leakage inductance causes voltage spikes on the active switches and requires clamping circuits. Furthermore, employing magnetic elements with a higher turns ratio increases the weight of the converter and reduces the power density, especially at a low frequency. Recently, several papers introduce interleaved boost converters with switchedcapacitor circuits [22,23]. The switched-capacitor circuit has a high power density, and the interleaved part can minimize the magnetic storage requirement. However, using switchedcapacitor requires very complicated driving circuitry, and complicated control to remove the mismatches between the capacitors.

This paper presents a family a high-voltage-gain step-up dc-dc converter based on multilevel boost converter to integrate solar panels with low output voltage, typically $12-45 V_{d c}$, to a dc distribution bus in a dc microgrid (200-960 $V_{d c}$ ). To implement a
converter with a high-gain conversion ratio, coupled-inductors and voltage multiplier cells were incorporated to increase the voltage gain of the converter. The proposed converter is better than paralleling or cascading boost converters in terms of efficiency and voltage stress across components. The main advantage is that the effective frequency is seen by the magnetic is higher than the switching frequency, which allow reduction in the magnetic size.

The rest of the paper is structured as follows: Section 2 presents different variations of converters belonging to the proposed family with an explanation of the technique used to enhance the voltage gain. In Section 3, an example of the proposed converter is given and analyzed. The component selections and efficiency analysis is presented in Section 4. In Section 5 and 6, simulation and experimental results of the example converter are provided, respectively. Finally, conclusions and future work are described in Section 7.

## 2. PROPOSED FAMILY OF MULTILEVEL BOOST CONVERTER WITH HIGH GAIN

### 2.1. INTERLEAVING

Although the interleaving techniques increase the frequency of the AC components of the input current, the frequency of the AC components of the inductor current is still the same as the switching frequency, which might not be a good trade-off for increasing the number of elements. Topologies, such as flying capacitor multilevel converters (FCMC) and multilevel converter families, tend to increase the effective frequency of the inductor voltage using vertical interleaving. That is, the effective frequency usually equals the switching frequency multiplied by the number of levels. Increasing the effective frequency that is seen by the inductors reduces the critical inductances that ensure the continuous flow of the inductor current and allow designers to select magnetic components with a smaller volume and build high power density converters. At high power, the advantage of vertical


Figure 1. Interleaving types: a) is vertical interleaving using three or multilevel structures, b) interleaving by paralleling two converters and c) mixing both techniques to increase the effective frequency of the magnetic element and reduce the conduction power loss of the inductor
interleaving might not be useful because the magnetic element has to process is a huge amount of energy, and it is difficult to design a small and efficient magnetic element. If that is the case, one can combine both the vertical interleaving and the conventional interleaving to increase the performance of the converter, as shown in Figure 1. However, this paper only explores converters with vertical interleaving, specifically those based on the TLB converter.

### 2.2. HIGH GAIN CELLS

Figure 2 shows a family of multilevel boost converters. The number of levels does not improve the voltage gain; it only increases the effective frequency across the magnetic elements and reduces the voltage stress. The voltage gain from the TLB converter is not high enough for boosting low-voltage input sources 10 times or more. Therefore, several techniques can be used to improve the voltage gain. First one is to use the coupled inductors to increase the voltage. The voltage gain becomes a function of the turns ratio, and increasing the turns ratio would increase the voltage gain. Figure 3(a) shows the TLB converter with the coupled inductors, which is fully analyzed in [24]. The coupled inductors can be used with a four-level boost converter, as shown in 3(b). Another way to improve the voltage gain is to use a switched inductor cell [25-28] to replace the input inductor, such as in Figure 4 and 5. The inductors in the switched-inductor cells charge in parallel from the input source and discharge in series. The current rating of the inductors is reduced, and the overall voltage gain of the converter is improved. However, the main disadvantage of previous high gain techniques is that they use the diode in the high current loop, the loop that contains the input source and the active switches. Putting a diode in the high current loop can compromise the efficiency of the converter because of the high conduction loss of the diode. Also, a bigger heat dissipation element is required. The voltage gain can be increased without placing a diode in the high current loop. That is, a flyback transformer can be utilized to increase the voltage gain, as shown in Figure 6. The converter has lower voltage stress and a higher effective frequency across the magnetic element than the integrated flyback-CBC converter [29]. Table 1 shows a comparison between different types of converters.


Figure 2. Multilevel boost converter topologies: (a) TLB (b) Four-level boost converter, (c) Floating interleaved TLB, (d) Interleaved TLB and (e) Interleaved four level boost converter.


Figure 3. Multilevel boost converter topologies with high coupled inductors cell: (a) TLB with coupled inductors and (b) Four-level boost converter with coupled inductors


Figure 4. Multilevel boost converter topologies with high switched-inductor cell: (a) TLB with switched-inductor cell and (b) Four-level boost converter with switched-inductor cell


Figure 5. Multilevel boost converter topologies with high switched-inductor cell: (a) TLB with switched-inductor cell and (b) Four-level boost converter with switched-inductor cell


Figure 6. Hybrid multilevel with flyback converter: (a) Hybrid TLB with flyback, (b) Hybrid interleaved TLB with flyback and (c) hybrid four-level boost with flyback

Table 1. Comparison between different converters

| Converter | Figure 2(a) | Figure 6(a) | Figure 4(a) | Figure 5(a) | Figure 3(a) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage gain | $\frac{1}{1-d}$ | $\frac{\frac{N_{2}}{N_{1}}(2 d-1)+2}{2(1-d)}$ | $\frac{2 d}{1-d}$ | $\frac{2}{1-d}$ | $\frac{N_{2}}{N_{1}} \frac{1}{1-d}$ |
| Number of capacitors | 2 | 3 | 2 | 3 | 2 |
| Number of diodes | 2 | 3 | 5 | 4 | 4 |
| number of inductors | 1 | - | 2 | 2 | - |
| number of Coupled inductors | - | 1 | - | - | 1 |



Figure 7. The switching pattern of the example converter. The two active switches have the same duty cycle, and they are $180^{\circ}$ out of phase.

## 3. EXAMPLE CONVERTER

### 3.1. THEORY OF OPERATION

This section presents an example of the high-voltage-gain TLB. The converter utilizes the flyback transformer to increase the voltage gain of TLB. The output voltage equals the sum of the voltage across $C_{1}, C_{2}$, and $C_{3}$. The converter is switched by an isolated half-bridge. The switches of the half-bridge are not complementary, but rather they are $180^{\circ}$ out of phase, as shown in Figure 7. The analysis of this converter is made with a few assumptions: 1) The converter operates in the steady-state, and the voltage is shared equally between $C_{1}$ and $C_{2} ; 2$ ) All capacitors are big and the voltage ripples are neglected; 3) All components are ideals.

With respect to these assumptions, the converter has three modes of operation, as shown in Figure 8. During mode 1, both active switches are ON, and all the diodes are reverse-biased and they are OFF. The magnetizing inductor is charged by the input source. All capacitor are discharging to the output load. The equivalent circuit in this mode is


Figure 8. Modes of operation: a) mode 1: $Q_{1}$ and $Q_{2}$ are $\mathrm{ON}, \mathrm{b}$ ) mode 2: $Q_{1}$ is ON and $Q_{2}$ is OFF and c) mode 3: $Q_{1}$ is OFF and $Q_{2}$ is ON
shown in Figure 8 (a). The state equations are given by

$$
\begin{equation*}
V_{L m}=V_{i n} \tag{1}
\end{equation*}
$$

$$
\begin{gather*}
V_{o}=V_{C_{1}}+V_{C_{2}}+V_{C_{3}}  \tag{2}\\
I_{C_{1}}=I_{C_{2}}=I_{C_{3}}=-\frac{V_{o}}{R} \tag{3}
\end{gather*}
$$

In mode 2 , switch $Q_{1}$ is ON and $Q_{2}$ is OFF. Diodes $D_{2}$ and $D_{3}$ are forward-biased and conducting. Diode $D_{1}$ is reverse-biased and blocking. The equivalent circuit of this mode is shown in Figure 8 (b), and it is represented by the following equations.

$$
\begin{gather*}
V_{L m}=V_{i n}-V_{C_{2}}=\frac{V_{i n}+V_{C_{1}}-V_{o}}{\left(1+\frac{N_{2}}{N_{1}}\right)}  \tag{4}\\
I_{C_{1}}=-\frac{V_{o}}{R}  \tag{5}\\
I_{C_{2}}=I_{Q_{1}}-\frac{V_{o}}{R}  \tag{6}\\
I_{Q_{1}}=I_{i n}-\left(\frac{N_{2}}{N_{1}}\right) I_{S}  \tag{7}\\
I_{C_{3}}=I_{S}-\frac{V_{o}}{R} \tag{8}
\end{gather*}
$$

In mode 3, switch $Q_{1}$ is OFF and $Q_{2}$ is ON. The diode $D_{2}$ is reverse-biased and blocking. The other diodes are forward-biased and conducting. Figure 8 (c) shows the equivalent circuit of this mode. The state equations of this mode are given by

$$
\begin{gather*}
V_{L m}=V_{i n}-V_{C_{1}}=\frac{V_{i n}+V_{C_{2}}-V_{o}}{\left(1+\frac{N_{2}}{N_{1}}\right)}  \tag{9}\\
I_{C_{1}}=I_{Q_{2}}-\frac{V_{o}}{R}  \tag{10}\\
I_{Q_{2}}=I_{i n}-\left(\frac{N_{2}}{N_{1}}\right) I_{S}  \tag{11}\\
I_{C_{2}}=-\frac{V_{o}}{R}  \tag{12}\\
I_{C_{3}}=I_{S}-\frac{V_{o}}{R} \tag{13}
\end{gather*}
$$

By applying volt-second balance, one can obtain the steady state equations across the output capacitors, as follows:

$$
\begin{gather*}
V_{C_{1}}=V_{C_{2}}=\frac{0.5 V_{i n}}{1-d}  \tag{14}\\
V_{C_{3}}=\frac{\frac{N_{2}}{N_{1}}(2 d-1)}{2(1-d)} \times V_{i n} \tag{15}
\end{gather*}
$$

The ideal voltage gain of the proposed converter is given by

$$
\begin{equation*}
M=\frac{V_{o}}{V_{i n}}=\frac{\frac{N_{2}}{N_{1}}(2 d-1)+2}{2(1-d)} \tag{16}
\end{equation*}
$$

The gain is a function of the duty and turns ratio. Figure 9 shows the gain of the proposed converter. Also, the gain is compared to the converter listed in Table 1, as shown in Figure 10


Figure 9. Gain of the converter


Figure 10. Voltage gain of the converters listed in Table. 1

## 4. COMPONENT SELECTIONS AND EFFICIENCY ANALYSIS

This section present design information of the example converter and component selections.

### 4.1. ACTIVE SWITCHES

The voltage stress across the active switches is the same as that of the TLB converter, which is half of the CBC. The voltage stress can be calculated by

$$
\begin{equation*}
V_{Q_{1}}=V_{Q_{2}}=\frac{0.5 V_{i n}}{1-d} \tag{17}
\end{equation*}
$$

The average current of the MOSFETs is given by

$$
\begin{equation*}
I_{Q_{1, a v g}}=I_{Q_{2, a v g}}=I_{i n} \times \frac{\frac{N_{2}}{N_{1}}(2 d-1)+2 d}{\frac{N_{2}}{N_{1}}(2 d-1)+2} \tag{18}
\end{equation*}
$$

where $I_{i} n$ can be obtained using the following equation

$$
\begin{equation*}
I_{i n, a v g}=I_{o} \times \frac{\frac{N_{2}}{N_{1}}(2 d-1)+2}{2(1-d)} \tag{19}
\end{equation*}
$$

The peak values of the active switches and the peak value of the input current are the same, and they are equal to

$$
\begin{equation*}
I_{i n, p k}=I_{Q_{1, p k}}=I_{Q_{2, p k}}=I_{i n, a v g}+\frac{V_{i n}(2 d-1)}{2 f_{s} L_{m}} \tag{20}
\end{equation*}
$$

The rms current is approximated by

$$
\begin{equation*}
I_{Q_{1, r m s}}=\sqrt{\left(I_{o} \frac{\frac{N_{2}}{N_{1}}(2 d-1)+2 d}{\frac{N_{2}}{N_{1}}(2 d-1)+2} \frac{\frac{N_{2}}{N_{1}}(2 d-1)+2}{2(1-d)}\right)^{2}+I_{o} \frac{\frac{N_{2}}{N_{1}}(2 d-1)+2}{2(1-d)} \frac{V_{i n}(2 d-1)}{f_{s} L_{m}}+\left(\frac{V_{i n}(2 d-1)}{\sqrt{3} f_{s} L_{m}}\right)^{2}} \tag{21}
\end{equation*}
$$

and $I_{Q_{1, r m s}}=I_{Q_{2, r m s}}$ if the voltage across $C_{2}$ and $C_{1}$ is equal.

### 4.2. DIODES

The voltage stress of the diodes $D_{1}$ and $D_{2}$ can be calculated using

$$
\begin{equation*}
V_{D_{1}}=V_{D_{2}}=\frac{0.5 V_{i n}}{1-d} \tag{22}
\end{equation*}
$$

the stress on the output diode $D_{3}$ is given by

$$
\begin{equation*}
V_{D_{3}}=\frac{0.5 \frac{N_{2}}{N_{1}} V_{i n}}{1-d} \tag{23}
\end{equation*}
$$

The average current for all the diodes is equal and given by

$$
\begin{equation*}
I_{D_{1, \text { avg }}}=I_{D_{2, \text { avg }}}=I_{D_{3, \text { avg }}}=I_{o} \tag{24}
\end{equation*}
$$

However, the RMS current values are different for $D_{3}$ than they are for $D_{1}$ and $D_{2}$. The RMS current is approximated by

$$
\begin{gather*}
I_{D_{1, r m s}}=I_{D_{2, r m s}}=\frac{I_{o}}{\sqrt{1-d}}  \tag{25}\\
I_{D_{3, r m s}}=\frac{I_{o}}{\sqrt{2(1-d)}} \tag{26}
\end{gather*}
$$

### 4.3. CAPACITORS

The capacitors' voltages were already mentioned in the steady-state section, and, based on that, the voltage rating of the capacitors is selected. The capacitance is selected based on the tolerated voltage ripple of the output voltage. The capacitance can be calculated by

$$
\begin{equation*}
C=I_{o} \frac{d}{\Delta v \times f_{s}} \tag{27}
\end{equation*}
$$

Note that the frequency seen by $C_{3}$ is twice that of the switching frequency. Hence, the required capacitance is reduced to half. The effective values of the capacitor currents are approximated by

$$
\begin{gather*}
I_{C_{1, r m s}}=I_{C_{2, r m s}}=I_{o} \sqrt{\frac{d}{1-d}}  \tag{28}\\
I_{C_{3, r m s}}=I_{o} \sqrt{\frac{2 d-1}{2(1-d)}} \tag{29}
\end{gather*}
$$

### 4.4. COUPLED INDUCTORS

The turns ratio of the coupled inductors can be calculated using

$$
\begin{equation*}
\frac{N_{2}}{N_{1}}=2 \times \frac{\frac{V_{o}}{V_{i n}}(1-d)-1}{2 d-1} \tag{30}
\end{equation*}
$$

Note that $d$ is higher than 0.5 . The magnetizing inductance can be designed based on the tolerated current ripple which is given by

$$
\begin{equation*}
L_{m}=\frac{V_{i n}(2 d-1)}{2 \Delta_{i} f_{s}} \tag{31}
\end{equation*}
$$

where $\Delta_{i}$ is the tolerated current ripple, which is usually $20-30 \%$ of the average current.

### 4.5. THE LOSS ANALYSIS

The losses of the converter can be divided by the losses in each component. The losses in the coupled inductor are given by

$$
\begin{equation*}
P_{L}=\underbrace{I_{i n, r m s}^{2} \times R_{d c}}_{\text {copper loss }}+\underbrace{K_{F e}\left(\frac{d V_{i n}}{2 f_{s} N_{1} A_{c}}\right)^{\beta}(\text { core volume })}_{\text {core loss }} \tag{32}
\end{equation*}
$$

where $R_{d c}$ is the dc resistance of the copper wire. The parameters $K_{F e}$ and $\beta$ are related to the core loss and determined from the manufacturer's datasheet [30]. $N_{1}$ is the number of primary turns, and $A_{c}$ is the cross section area of the core. The loss in both MOSFETs is given by

$$
P_{Q, \text { total }}=2 \underbrace{\left(I_{Q, \text { rms }}^{2} R_{o n}\right)}_{\text {conduction loss }}+\underbrace{I_{Q, \text { avg }} V_{Q}\left(t_{o f f}+t_{o n}\right) f_{s}}_{\text {overlap loss }}+\underbrace{C_{\text {oss }} V_{Q}^{2} f_{s}}_{\begin{array}{c}
\text { loss caused by }  \tag{33}\\
C_{\text {oss discharge }}
\end{array}}
$$

where $R_{d s}(o n)$ is the on-state resistance of the MOSFET, $t_{o n}$ and $t_{o f f}$ are the turn-ON and turn-OFF times, respectively, and the $C_{\text {oss }}$ is the output capacitance of the MOSFET. Diode conduction loss is given by

$$
\begin{equation*}
P_{D}=\underbrace{V_{F} \times I_{o}}_{\text {conduction }}+\underbrace{Q_{R} \times V_{r} \times f_{s}}_{\text {reverse recovery loss }} \tag{34}
\end{equation*}
$$

where $V_{F}$ is the forward voltage of the diode, $Q_{R}$ is the reverse recovery charge, and $V_{r}$ is the maximum reverse voltage. The losses caused by the capacitors' equivalent series resistance (ESR) is not significant compared to the aforementioned losses. The losses caused by $E S R$ are given by

$$
\begin{equation*}
P_{C}=I_{C, r m s}^{2} E S R \tag{35}
\end{equation*}
$$

The loss distribution and efficiency analysis are given in the next sections.

## 5. SIMULATION

The proposed converter was simulated using Simulink with PLECS blockset. The parameters used in the simulation are listed in Table 2, and small parasitic elements were included to help the solver avoid singular loops. The voltages and currents for the switches are shown in Figure 11. The maximum voltage stress across the active switches is 56 V , and that is also the maximum voltage across diodes $D_{1}$ and $D_{2}$. However, diode $D_{3}$ has to


Figure 11. Voltage stress across switched (left) and current passing through switches (right)
block approximately 150 V . The average and rms values of each MOSFET current is 3.87 A and $\simeq 4.43 A$, respectively The average and rms values of diodes $D_{1}$ and $D_{2}$ 's current is $0.41 A$ and $\simeq 0.98 A$, respectively, and the average and rms values of the $D_{3}$ is $0.41 A$ and $\simeq 0.69 \mathrm{~A}$.

Figure 12 shows the voltage and current of the input source, capacitors and output load. The voltage across capacitors $C_{1}, C_{2}$ and $C_{3}$ are $\simeq 55 V, \simeq 55 \mathrm{~V}$, and $\simeq 95 \mathrm{~V}$, respectively. The output voltage is about 206 V . The effective value of the current is roughly $0.89 A$ for $I_{C_{1}}$ and $I_{C_{2}}$. The effective value of $I_{C_{3}}$ is $0.5543 A$. The loss breakdown at 80 W is depicted in Figure 13, where the major loss comes from the diodes at about $46 \%$. The active switches, coupled inductors, and capacitors account for about $29 \%, 24 \%$, and $1 \%$, respectively. The converter efficiency can be improved by selecting diodes with fast reverse recovery and low forward voltage and coupled inductors with dc resistance.


Figure 12. Input, output and capacitors waveforms. The voltage waveforms (left) and current waveforms (right)


Figure 13. Simulated loss breakdown at 80 W

Table 2. List of parameters used in the simulation

| Parameter | Value |
| :---: | :---: |
| Turns ratio | 2.7 |
| $L_{m}$ | $500 \mu \mathrm{H}$ |
| $V_{i n}$ | 20 V |
| $V_{o}$ | 200 V |
| Load $R$ | $500 \Omega$ |
| Duty cycle | 0.82 |
| $f_{s}$ | 100 kHz |
| Capacitors | $30 \mu \mathrm{~F}$ |

### 5.1. PHOTOVOLTAIC SOURCE SIMULATION

The PV module (Uni-solar PVL-136) used in this simulation is made of a triplejunction amorphous silicon ( $3-a-S i$ ) material. The nominal efficiency of the module is roughly $6.26 \%$, and the area of the module is about $2.16 \mathrm{~m}^{2}$. The electrical characteristics of the PV panel are given in Table 3 [31]. The simulation of a PV panel requires the identification of several PV parameters, such as the series resistance $R_{s}$, parallel resistance $R_{s h}$, ideality factor $n$, saturation current $I_{s}$ and photocurrent $I_{p h}$. One can extract the parameters of a single diode model using different methods, such as in [32]. Table. 4 lists the extracted parameters using various approaches. The IV and PV characteristic curves at the $1000 \mathrm{~W} / \mathrm{m}^{2}$ and $25^{\circ} \mathrm{C}$ are shown in Figure 14. The fill factor of the module is 0.574. Plotting the I-V and P-V curves at different temperature values and irradiance levels illustrates how the output power of the PV panel is affected. Figure 15 shows the effect of the temperature on the output power. The PV panel has a lower open circuit Voc at a higher temperature. The output power is also reduced as the temperature is increased. Figure 16 illustrates the correlation between the irradiance and the output power. The output power of the PV increases as the solar irradiance increases [35].

Table 3. Characteristics of PVL-136 solar panel

| Parameter | Value | Parameter | Value |
| :---: | :---: | :---: | :---: |
| $V_{o c}$ | 46.2 | Temp $_{v} \% / \mathrm{C}$ | -0.38 |
| $I_{s c}$ | 5.1 | Temp $_{i} \% / \mathrm{C}$ | 0.100 |
| $V_{m p p}$ | 33.0 | Temp $_{v} \% / \mathrm{C}$ | -0.309 |
| $I_{m p p}$ | 4.1 | Temp $_{i} \% / \mathrm{C}$ | 0.100 |
| Maximum power | 135.312 | Temp $_{p} \% / \mathrm{C}$ | -0.209 |
| $N_{s}$ | 22 | Fill factor | 0.574 |

Table 4. The parameter extraction of $P V L-136$

|  | Conventional [33] | [32] | NREL [34] |
| :---: | :---: | :---: | :---: |
| $I_{s}$ | 2.076 | 1.447 | 2.2377 |
| $I_{p h}$ | 5.1 | 5.66 | 5.2256 |
| $R_{s}$ | 1.7277 | 1.8493 | 1.9114 |
| $R_{s h}$ | 60.1 | inf | 48.34 |
| $n$ | 3.737 | 3.893 | 3.45 |



Figure 14. The I-V curve (top) and P-V curve (bottom) at the standard conditions. The maximum power point is about 136 W , and the fill factor is about 0.574 .


Figure 15. Temperature's effect on the I-V and P-V curves. As the temperature increases, the output power of the PV is reduced.


Figure 16. Irradiance's effect on the output of the PV panel. The figure shows that there is a strong correlation between the current of the PV panel and the irradiance level.

### 5.2. MPPT CONTROL

The PV panel operates at the maximum power (MPP) if the load resistance matches the PV resistance of the maximum power point ( $R_{m p p}$ ). Often the load resistance does not match the PV, and that results in a power decrease. Therefore, a maximum power point tracker (MPPT) is needed to ensure that the PV panel produces the maximum point at any solar irradiance level. Although there are plenty of MPPT algorithms and techniques [36$40]$, perturb and observe $(\mathrm{P} \& \mathrm{O})$ is the simplest and most widely used. The flow chart of P\&O is shown in Figure 17. The challenge with such an algorithm is the size of the step of the duty. A large step size can reach the vicinity of MPP faster but mightcause the tracker to zigzag, resulting in an inablity to reach the true MPP. Small step sizes can reacher closer operation points near the true MPP but take more time to reach the MPP, and in the case of local and global maxima, the converter might get stuck in a local maxima. Several solutions suggest the adaptive or variable step size [41], in which the step size can be large if the converter operates far from the MPP and small once it operates near the MPP. However, in rapid changes of the solar irradiance level, the controller might not perform correctly. Figure 18 shows the effect of the step size on the algorithm performance. The converter was simulated to interface three parallel-connected solar panels. The simulation results are shown in Figure 19. The controller can extract the maximum power output of the PV system and perform well in cases where there is a huge dip in the solar irradiance.

## 6. EXPERIMENTAL

This section presents the implementation of the hardware prototype and the experimental results of the example converter. An $80 W$ hardware prototype, shown in Figure 20, was implemented to verify the analysis and simulation. The components used to implement the hardware are listed in Table 5. The voltage stress across components, capacitor voltages, and output voltages are depicted in Figures. 21, 22, and 22, respectively. The output voltage


Figure 17. MPPT algorithm used to control the proposed converter
is about 200 V . The voltage stress across the active switches is low although it is slightly different from the analysis. The difference is caused by the voltage balance across the output capacitors. This is inherited from the TLB topology, and several successful attempts to remove the imbalance between capacitors have been published, such as in [42, 43]. The output voltage is not effected by the imbalance across the output capacitors. The output voltage and its ac components are shown in Figure 23, and the currents passing through the switching devices are shown in Figure 24. The efficiency of the hardware prototype is compared to the the simulation, as shown in Figure 25. The peak efficiency of the converter is around $95 \%$.

## 7. CONCLUSIONS

A family of high-voltage-gain multilevel boost converter was presented. The main advantage of the proposed family is the higher effective frequency across the magnetic elements, without increasing the switching frequency, which leads to a weight and size


Figure 18. Effect of step size on the performance of the algorithm a) small step size b) large step size c) adaptive with $\frac{\Delta D}{i}$


Figure 19. The simulated results of the converter with MPPT: a) Performance of the controller b) Solar irradiance


Figure 20. Hardware prototype

Table 5. Component Listing for the Hardware Prototype

| Item | Designation | Rating | Part No. |
| :---: | :---: | :---: | :---: |
| Coupled inductors | $\frac{N_{2}}{N_{1}}=2.7$ | $200 \mu H$, | $E T D$ 49, turns ratio $=2.7$ |
| Capacitor | $C_{1}, C_{2}$ | $10 \mu \mathrm{~F}$ | B32674D3106K |
| MOSFET | $C_{3}$ | $150 \mathrm{~V}, 37 \mathrm{~A}$ |  |
| Diode | $Q_{1}, Q_{2}$ | $R_{d s(o n)}=10.525 \mathrm{~m} \Omega$ | IPA105N15N3 |
|  | $D_{1}, D_{2}$ | $250 \mathrm{~V}, 40 \mathrm{~A}$ |  |
| $D_{3}$ | $V_{F}=0.86 \mathrm{~V}, t_{r r}=35 \mathrm{~ns}$ | MBR40250G |  |



Figure 21. The voltage stress across the active switches (left) and the voltage stress across the diodes (right)


Figure 22. The voltage across the capacitors (left) and the ac components across the capacitors voltage (right)


Figure 23. Experimental results of the output voltage and the voltage ripple across the output voltage


Figure 24. Input current and active switch currents (left) and diodes currents (right)


Figure 25. Efficiency of the proposed converter. Comparison between simulated and experimental efficiency
reduction of the magnetic elements. Although the input current is not a triangular waveform in this family, it is not discontinuous and has high-frequency ac components that can be easily filtered. An example converter of TLB with a flyback transformer was analyzed, designed and simulated. The converter was simulated to interface three parallel-connected solar panels, and details about MPPT control were presented. An 80 W hardware prototype was implemented to validate the design and simulation.

## REFERENCES

[1] B. Xiao, L. Hang, J. Mei, C. Riley, L. M. Tolbert, and B. Ozpineci, "Modular cascaded h-bridge multilevel pv inverter with distributed mppt for grid-connected applications," IEEE Transactions on Industry Applications, vol. 51, no. 2, pp. 1722-1731, March 2015.
[2] E. Koutroulis, K. Kalaitzakis, and N. C. Voulgaris, "Development of a microcontrollerbased, photovoltaic maximum power point tracking control system," IEEE Transactions on Power Electronics, vol. 16, no. 1, pp. 46-54, Jan 2001.
[3] B. Subudhi and R. Pradhan, "A comparative study on maximum power point tracking techniques for photovoltaic power systems," IEEE Transactions on Sustainable Energy, vol. 4, no. 1, pp. 89-98, Jan 2013.
[4] G. R. Walker and P. C. Sernia, "Cascaded dc-dc converter connection of photovoltaic modules," IEEE transactions on power electronics, vol. 19, no. 4, pp. 1130-1139, 2004.
[5] G. M. Masters, Renewable and efficient electric power systems. John Wiley \& Sons, 2013.
[6] J.-M. Kwon, K.-H. Nam, and B.-H. Kwon, "Photovoltaic power conditioning system with line connection," IEEE Transactions on Industrial Electronics, vol. 53, no. 4, pp. 1048-1054, 2006.
[7] F. L. Tofoli, D. de Castro Pereira, W. J. de Paula, and D. d. S. O. Júnior, "Survey on non-isolated high-voltage step-up dc-dc topologies based on the boost converter," IET power Electronics, vol. 8, no. 10, pp. 2044-2057, 2015.
[8] S.-M. Chen, T.-J. Liang, L.-S. Yang, and J.-F. Chen, "A cascaded high step-up dcdc converter with single switch for microsource applications," IEEE Transactions on Power Electronics, vol. 26, no. 4, pp. 1146-1153, 2011.
[9] C. Carvalho, J. P. Oliveira, and N. Paulino, "Survey and analysis of the design issues of a low cost micro power dc-dc step up converter for indoor light energy harvesting applications," in Proceedings of the 19th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2012, May 2012, pp. 455-460.
[10] H. C. Sartori, F. Beltrame, M. L. Martins, J. E. Baggio, and J. R. Pinheiro, "Evaluation of an optimal design for a single-phase boost pfc converter (ccm) considering different magnetic materials core," in Power Electronics Conference (COBEP), 2013 Brazilian. IEEE, 2013, pp. 1304-1310.
[11] F. Z. Peng, M. L. Gebben, and B. Ge, "A compact nx dc-dc converter for photovoltaic power systems," in Energy Conversion Congress and Exposition (ECCE), 2013 IEEE. IEEE, 2013, pp. 4780-4784.
[12] J. Leyva-Ramos, M. Ortiz-Lopez, L. Diaz-Saldierna, and M. Martinez-Cruz, "Average current controlled switching regulators with cascade boost converters," IET power electronics, vol. 4, no. 1, pp. 1-10, 2011.
[13] A. A. A. Freitas, F. L. Tofoli, E. M. S. Júnior, S. Daher, and F. L. M. Antunes, "Highvoltage gain dc-dc boost converter with coupled inductors for photovoltaic systems," IET Power Electronics, vol. 8, no. 10, pp. 1885-1892, 2015.
[14] D. G. Holmes and T. A. Lipo, Pulse width modulation for power converters: principles and practice. John Wiley \& Sons, 2003, vol. 18.
[15] M. K. Kazimierczuk, Pulse-width modulated DC-DC power converters. John Wiley \& Sons, 2015.
[16] Y. Lei, C. Barth, S. Qin, W.-C. Liu, I. Moon, A. Stillwell, D. Chou, T. Foulkes, Z. Ye, Z. Liao et al., "A 2-kw single-phase seven-level flying capacitor multilevel inverter with an active energy buffer," IEEE Transactions on Power Electronics, vol. 32, no. 11, pp. 8570-8581, 2017.
[17] Z. Liao, Y. Lei, and R. C. Pilawa-Podgurski, "A gan-based flying-capacitor multilevel boost converter for high step-up conversion," in Energy Conversion Congress and Exposition (ECCE), 2016 IEEE. IEEE, 2016, pp. 1-7.
[18] A. B. Ponniran, K. Orikawa, and J. Itoh, "Minimum flying capacitor forn-level capacitor dc/dc boost converter," IEEE Transactions on Industry Applications, vol. 52, no. 4, pp. 3255-3266, July 2016.
[19] A. Chub, D. Vinnikov, F. Blaabjerg, and F. Z. Peng, "A review of galvanically isolated impedance-source dc-dc converters," IEEE Transactions on Power Electronics, vol. 31, no. 4, pp. 2808-2828, April 2016.
[20] M. Forouzesh, Y. P. Siwakoti, S. A. Gorji, F. Blaabjerg, and B. Lehman, "Step-up dcdc converters: A comprehensive review of voltage-boosting techniques, topologies, and applications," IEEE Transactions on Power Electronics, vol. 32, no. 12, pp. 91439178, Dec 2017.
[21] W. Li and X. He, "A family of isolated interleaved boost and buck converters with winding-cross-coupled inductors," IEEE Transactions on Power Electronics, vol. 23, no. 6, pp. 3164-3173, 2008.
[22] Y. Park and S. Choi, "Soft-switched interleaved boost converters for high step-up and high power applications," in The 2010 International Power Electronics Conference ECCE ASIA -, June 2010, pp. 987-994.
[23] G. Yao, A. Chen, and X. He, "Soft switching circuit for interleaved boost converters," IEEE Transactions on Power Electronics, vol. 22, no. 1, pp. 80-86, Jan 2007.
[24] L.-S. Yang, T.-J. Liang, H.-C. Lee, and J.-F. Chen, "Novel high step-up dc-dc converter with coupled-inductor and voltage-doubler circuits," iEEE Transactions on industrial Electronics, vol. 58, no. 9, pp. 4196-4206, 2011.
[25] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Switched-capacitor/switched-inductor structures for getting transformerless hybrid dc-dc pwm converters," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 55, no. 2, pp. 687-696, 2008.
[26] K. I. Hwu, C. F. Chuang, and W. C. Tu, "High voltage-boosting converters based on bootstrap capacitors and boost inductors," IEEE Transactions on Industrial Electronics, vol. 60, no. 6, pp. 2178-2193, June 2013.
[27] Y. Jiao, F. L. Luo, and M. Zhu, "Voltage-lift-type switched-inductor cells for enhancing dc-dc boost ability: Principles and integrations in luo converter," IET Power Electronics, vol. 4, no. 1, pp. 131-142, January 2011.
[28] Y. Tang, D. Fu, T. Wang, and Z. Xu, "Hybrid switched-inductor converters for high step-up conversion." IEEE Trans. Industrial Electronics, vol. 62, no. 3, pp. 1480-1490, 2015.
[29] T. J. Liang and K. C. Tseng, "Analysis of integrated boost-flyback step-up converter," IEE Proceedings - Electric Power Applications, vol. 152, no. 2, pp. 217-225, March 2005.
[30] R. W. Erickson and D. Maksimovic, Fundamentals of power electronics. Springer Science \& Business Media, 2007.
[31] S. Pacca, D. Sivaraman, and G. A. Keoleian, "Parameters affecting the life cycle performance of pv technologies and systems," Energy Policy, vol. 35, no. 6, pp. 3316-3326, 2007.
[32] G. Petrone and G. Spagnuolo, "Parameters identification of the single-diode model for amorphous photovoltaic panels," in 2015 International Conference on Clean Electrical Power (ICCEP), June 2015, pp. 105-109.
[33] J. Merten, J. Asensi, C. Voz, A. Shah, R. Platz, and J. Andreu, "Improved equivalent circuit and analytical model for amorphous silicon solar cells and modules," IEEE Transactions on electron devices, vol. 45, no. 2, pp. 423-429, 1998.
[34] N. Blair, A. P. Dobos, J. Freeman, T. Neises, M. Wagner, T. Ferguson, P. Gilman, and S. Janzou, "System advisor model, sam 2014.1. 14: General description," 2014.
[35] H. Patel and V. Agarwal, "Matlab-based modeling to study the effects of partial shading on pv array characteristics," 2008.
[36] N. Kumar, I. Hussain, B. Singh, and B. K. Panigrahi, "Normal harmonic search algorithm based mppt for solar pv system and integrated with grid using reduced sensor approach and pnklms algorithm," IEEE Transactions on Industry Applications, pp. 1-1, 2018.
[37] T. Esram, J. W. Kimball, P. T. Krein, P. L. Chapman, and P. Midya, "Dynamic maximum power point tracking of photovoltaic arrays using ripple correlation control," IEEE Transactions on power electronics, vol. 21, no. 5, pp. 1282-1291, 2006.
[38] M. Metry, M. B. Shadmand, R. S. Balog, and H. Abu-Rub, "Mppt of photovoltaic systems using sensorless current-based model predictive control," IEEE Transactions on Industry Applications, vol. 53, no. 2, pp. 1157-1167, March 2017.
[39] M. Das and V. Agarwal, "Novel high-performance stand-alone solar pv system with high-gain high-efficiency dc-dc converter power stages," IEEE Transactions on Industry Applications, vol. 51, no. 6, pp. 4718-4728, Nov 2015.
[40] T. Esram and P. L. Chapman, "Comparison of photovoltaic array maximum power point tracking techniques," IEEE Transactions on energy conversion, vol. 22, no. 2, pp. 439-449, 2007.
[41] F. Liu, S. Duan, F. Liu, B. Liu, and Y. Kang, "A variable step size inc mppt method for pv systems," IEEE Transactions on Industrial Electronics, vol. 55, no. 7, pp. 2622-2628, July 2008.
[42] L. A. Vitoi, R. Krishna, D. E. Soman, M. Leijon, and S. K. Kottayil, "Control and implementation of three level boost converter for load voltage regulation," in IECON 2013-39th Annual Conference of the IEEE Industrial Electronics Society, Nov 2013, pp. 561-565.
[43] J. Chen, S. Hou, T. Sun, F. Deng, and Z. Chen, "A new interleaved double-input threelevel boost converter," Journal of Power Electronics, vol. 16, no. 3, pp. 925-935, 2016.

# IV. A FAMILY OF INTERLEAVED STEP-UP TOPOLOGIES USING SINGLE-SWITCH MULTISTAGE BOOST CONVERTERS AND VOLTAGE MULTIPLIER CELLS 

Ahmad Alzahrani, Pourya Shamsi, and Mehdi Ferdowsi<br>Departement of Electrical and Computer Engineering<br>Missouri University of Science and Technology<br>\{asakw9, shamsip, ferdowsi\}@mst.edu


#### Abstract

This paper presents an interleaved step-up dc-dc converter with single-switch multistage boost converters and voltage multiplier cells (VMC) to convert input sources that have low output voltage, such as renewable energy sources, to a high-voltage dc bus. The proposed converter features low voltage stress across the components, equal current sharing among all phases, and a smooth input current. Moreover, the proposed converter has a modular structure in both the VMC and the boost stage. That is, the VMC can have $N$ number of cells, and the boost stage can have $k$ number of stages. The $k$ can be different in each phase, which allows the designers to integrate two independent renewable energy sources that have different output voltages. The converter was analyzed, and details about the design are included. An 80 W hardware prototype was implemented to validate the theory of operation and analysis.


Keywords: DC-DC, Interleaved, High-Gain, Multilevel, Quadratic, PV, Renewable, Power electronics, Voltage multiplier cells

## 1. INTRODUCTION

The high-voltage-gain dc-dc step-up converters have become more popular in recent years due to the progress in power and energy fields and the emergence and development of technologies and applications, such as dc microgrids and dc distribution systems [1-5]. The dc distribution system was found to be an enhanced alternative to the ac distribution system due to the low number of conversions, protections against grounding faults, high power quality, and cost. More importantly, the dc distribution is suitable for integrating renewable energy sources [6-12]. However, most of the renewable energy sources have low output voltage, which needs to be boosted by about $15-25$ times. The most common topology used for stepping up the voltage is the conventional boost converter, which has a simple structure and a low number of components. However, the voltage gain of the conventional boost converter can only be high at extreme duty cycles [13, 14]. Operating at extremely high duty cycles increases the voltage stress across the components and requires a large inductance in order to make the converter draw a continuous input current. With consideration of the conduction and the switching loss, the voltage gain is significantly reduced. Such drawbacks sparked the research for a topology with high-voltage-gain conversion ratio.

One way to increase the voltage gain is by cascading multiple conventional boost converters, where the output voltage is increased exponentially. Cascading two conventional boost converters allows both stages to operate at a low duty cycle [15-17]. Therefore, the voltage stress on the first stage components is low. However, the stress on the second stage output diode still has to block the output voltage. The quadratic converter can be simplified by using only a single active switch. The output diode of such a converter suffers from high voltage stress, and the input current has high current ripples [18-20]. The voltage stress across the components is reduced in the three-level boost converter, and the size of the converter is decreased due to the increase of the effective frequency across the inductor. The three-level boost has the same gain as the boost converter, which is not sufficient
for renewable energy applications [21,22]. Switched capacitor circuits are capable of increasing the voltage gain by increasing the number of switching cells. Several advantages can be obtained: high power density, low EMI, the capability of being fabricated into IC chips. The drawbacks are the inherent losses, a high number of active switches that require isolation circuitry and gate drivers. Moreover, the output voltage is fixed and cannot be regulated. Several topologies utilize the transformer or a coupled inductor's turns ratio to increase the voltage gain as in [23-27]. Utilizing the transformer can meet the requirement of isolation and safety and can provide multiple outputs. However, the power density is significantly reduced, and the weight of the converter is increased. Also, the stress on the active switches caused by the parasitic leakage inductance can cause damage to the switches unless an extra auxiliary circuit is implemented to recycle the energy. Similar to using a transformer, using an integrated coupled inductor improves the voltage gain but without providing isolation, such as a hybrid flyback-boost, interleaved with coupled inductors, or quadratic boost converter with coupled inductors. Such topologies suffer from leakage inductance as well and require extra circuits for circulating the energy and reducing the voltage stress across the switches [28-30].

This paper introduces an interleaved single-switch multistage boost converter with voltage multiplier cells. The converter features low voltage stress on components and high voltage gain, allows the user to get the most ripple cancellation that interleaving offers, has the capability to integrate different voltage sources, and can match a wide range of loads. Each phase of the interleaved multistage can have either the same or a different number of boost stages than the other phases. This can be very useful for integrating sources with a significant difference in their output voltage. The VMC stage uses a bi-fold Dickson that has a symmetrical structure and low voltage stress across the components. Incorporating two symmetrical phases with the same duty cycle yields equal current sharing between the phases and a very smooth input current.

The rest of this paper is structured as follows. First, the theory of operation and steady-state
analysis of each mode is presented in Section 2. The components selection and design procedure are presented in Section 3, and the implementation of the hardware prototype and experimental results are explained in Section 4. Finally, conclusions and future work are presented in Section 5.

## 2. THEORY OF OPERATION AND STEADY-STATE ANALYSIS

The general structure of the proposed converter is shown in Figure 1. The converter consists of two single-switched multistage boost converter cells. These cells are $180^{\circ}$ out of phase, and they are independent of each other, which means each cell can have a different number of the boost stages, as shown in Figure 1 (b) and (d). Two independent voltage sources can feed the proposed converter instead of one, which is an essential quality to interface multiple renewable energy sources. The single switch multistage boost converter allows the converter to achieve higher converter gain with no need to add extra active switches and can come in different topologies, as shown in Figure 2. The second stage of the converter consists of voltage multiplier cells to increase the voltage and reduce the voltage stress across the diodes. Numerous VMCs can be used with this converter as in [31-33]. Example converters of the proposed family are shown in Figure 3. In this paper, Bi-fold Dickson VMC is used for the proposed converter, which features lower stress across the diodes and capacitors. Therefore, the voltage gain can be increased in three ways: by increasing the number of VMC cells, by increasing the duty cycle, or by increasing the number of boost stages. The Figure 4 shows the proposed converter with $k$ boost stages and $N$ number of VMC cells. The converter can replace all diodes with active switches to improve the efficiency in case of very high power applications, as shown in Figure 5. The following analysis and experimentation are based on the converter with $k=2$ and $N=2$, as shown in Figure 6. The analysis of the proposed converter was performed on several assumptions: 1) All components are ideal 2) All capacitors are large so that the voltage is constant 3) The duty cycles are symmetrical 4) The converter operates in the steady state.


Figure 1. The general structure of the proposed converter a) both phases have a multistage boost converter and fed by a single source b) phases have different numbers of stages and are fed by a single source c) both phases have the same number of cascaded boost stages but they are fed by two independent sources d) each phase has different number of stages and they are fed by two independent voltage sources.)

The switching pattern of the proposed converter can be seen in Figure 7. The converter has three modes of operations and the sequence of the mode is that the mode 1 always comes between mode 2 and 3 .

### 2.1. MODE 1: BOTH ACTIVE SWITCHES ARE ON

In this mode, diodes $D_{a 1}$ and $D_{a 3}$ are forward-biased, and they are ON, which allows the voltage source to charge the inductors $L_{1}$ and $L_{3}$, respectively. Diodes $D_{a 2}$ and $D_{a 4}$ are reversed biased, and they are OFF. Inductors $L_{2}$ and $L_{4}$ are being charged by capacitors $C_{a 1}$ and $C_{a 2}$, respectively. All diodes in the VMC stage are reversed biased, and they are OFF. The load is separated from the source, and it is fed by capacitors $C_{2 A}$ and $C_{2 B}$. the equivalent circuit for this mode is illustrated in Figure 7 (a). The inductor voltages are given by


Figure 2. Multistage boost converters a) Quadratic cell with grounded capacitor, b) Cubic cell with grounded capacitors, c) Quadratic cell with floating capacitor, and d) Cubic cell with floating capacitors

$$
\begin{align*}
L_{1} \frac{d i_{L_{1}}}{d t} & =V_{i n}  \tag{1}\\
L_{2} \frac{d i_{L_{2}}}{d t} & =V_{C_{a 1}} \tag{2}
\end{align*}
$$

$$
\begin{equation*}
L_{3} \frac{d i_{L_{3}}}{d t}=V_{i n} \tag{3}
\end{equation*}
$$

$$
\begin{equation*}
L_{4} \frac{d i_{L_{4}}}{d t}=V_{C_{a 2}} \tag{4}
\end{equation*}
$$

and the output voltage is given by

$$
\begin{equation*}
V_{o}=V_{C_{2 A}}+V_{C_{2 B}} \tag{5}
\end{equation*}
$$



Figure 3. Different variations of the proposed converter (a) Schematic of the proposed converter with 3 stages (cubic) and no VMC, (b) another interleaved cubic boost converter with one stage of cross capacitor VMC, and (c) interleaved cubic boost converter with one Cockcroft-Walton cell.


Figure 4. Schematic of the proposed converter with $k$ boost stages and $N$ voltage mutliplier cells. The voltage gain is $\frac{2 N}{(1-d)^{k}}$


Figure 5. Schematic of the proposed converter with 3 stages (cubic) and 3 voltage mutliplier cells (tripler) and implemented using MOSFETs instead of diodes to reduce the conduction loss.


Figure 6. Schematic of the proposed converter with $k=2$ and $N=2$


Figure 7. Equivalent circuits to a) mode 1: both active switches are $\mathrm{ON}, \mathrm{b}$ ) mode 2: $Q_{1}$ is ON and $Q_{2}$ is OFF , and c) mode 3: $Q_{1}$ is OFF and $Q_{2}$ is ON

### 2.2. MODE 2: $Q_{1}$ IS ON AND $Q_{2}$ IS OFF

In this mode, inductor $L_{1}$ is still being charged by the input source, while $L_{2}$ is being charged by $C_{a 1}$. Inductors $L_{3}$ and $L_{4}$ are discharging to the VMC stage. Diodes $D_{1 A}$ and $D_{2 B}$ are reversed biased, and diodes $D_{1 B}$ and $D_{2 A}$ are forward biased. The energy in capacitors $C_{1 A}$ and $C_{2 B}$ is being discharged, and capacitors $C_{1 B}$ and $C_{2 A}$ are being charged. The equivalent circuit of this mode is shown in Figure 7 (b). The state equations are given by

$$
\begin{gather*}
L_{1} \frac{d i_{L_{1}}}{d t}=V_{i n}  \tag{6}\\
L_{2} \frac{d i_{L_{2}}}{d t}=V_{C_{a 1}}  \tag{7}\\
L_{3} \frac{d i_{L_{3}}}{d t}=V_{i n}-V_{C_{a 2}}  \tag{8}\\
L_{4} \frac{d i_{L_{4}}}{d t}=V_{C_{a 2}}-V_{C_{1 B}}=V_{C_{a 2}}+V_{C_{1 A}}-V_{C_{2 A}} \tag{9}
\end{gather*}
$$

### 2.3. MODE 3: $Q_{1}$ IS OFF AND $Q_{2}$ IS ON

In this mode, $L_{1}$ and $L_{2}$ are being discharged to the VMC stage. Diodes $D_{1 B}$ and $D_{2 A}$ are reversed biased. Diodes $D_{1 A}$ and $D_{2 B}$ are also reversed biased, and they are OFF. Opposite from mode 2, capacitors $C_{1 B}$ and $C_{2 A}$ are being discharged, while $C_{1 B}$ and $C_{2 B}$ are being charged. The equivalent circuit to this mode is shown in Figure 7(c). The voltage across the inductors is given by

$$
\begin{gather*}
L_{1} \frac{d i_{L_{1}}}{d t}=V_{i n}-V_{C_{1 a}}  \tag{10}\\
L_{2} \frac{d i_{L_{2}}}{d t}=V_{C_{a 1}}-V_{C_{1 A}}=V_{C_{a 1}}+V_{C_{1 B}}-V_{C_{2 B}} \tag{11}
\end{gather*}
$$

$$
\begin{align*}
& L_{3} \frac{d i_{L_{3}}}{d t}=V_{i n}  \tag{12}\\
& L_{4} \frac{d i_{L_{4}}}{d t}=V_{C_{a 2}} \tag{13}
\end{align*}
$$

### 2.4. STEADY-STATE ANALYSIS AND STATIC VOLTAGE GAIN

By applying voltage-second balance to the inductors, the voltage across the capacitors and the output voltage, as well as the voltage gain of the converter, can be obtained. The capacitor voltages are given by

$$
\begin{gather*}
V_{C_{a 1}}=V_{C_{a 1}}=\frac{V_{i n}}{1-d}  \tag{14}\\
V_{C_{1 A}}=V_{C_{1 B}}=\frac{V_{i n}}{(1-d)^{2}}  \tag{15}\\
V_{C_{2 A}}=V_{C_{2 B}}=\frac{2 V_{i n}}{(1-d)^{2}} \tag{16}
\end{gather*}
$$

And the output voltage gain is given by

$$
\begin{equation*}
V_{o}=\frac{4 V_{i n}}{(1-d)^{2}} \tag{17}
\end{equation*}
$$

The output voltage gain of the proposed converter with $k$ boost converter stages and $N$ VMC cells is given by

$$
\begin{equation*}
M=\frac{2 N}{(1-d)^{k}} \tag{18}
\end{equation*}
$$



Figure 8. The voltage gain of the proposed converter with different numbers of boost stages $k$ and voltage multiplier cells $N$

The converter can be fed by two independent voltage sources, and each phase can operate at a different duty cycle. Table 1 shows the output voltage for these cases.

Table 1. Output voltage at different cases when the number of stages are even

| Case | the output voltage |
| :---: | :---: |
| $d_{1} \neq d_{2}$ and $V_{i n_{1}} \neq V_{i n_{2}}$ | $\frac{N}{\left(1-d_{1}\right)^{2}} V_{i n_{1}}+\frac{N}{\left(1-d_{2}\right)^{2}} V_{i n_{2}}$ |
| $d_{1} \neq d_{2}$ and $V_{i n_{1}}=V_{i n_{2}}$ | $N V_{i n}\left(\frac{1}{\left(1-d_{1}\right)^{2}}+\frac{1}{\left(1-d_{2}\right)^{2}}\right)$ |
| $d_{1}=d_{2}$ and $V_{i n_{1}} \neq V_{i n_{2}}$ | $\frac{N}{(1-d)^{2}}\left(V_{i n_{1}}+V_{i n_{2}}\right)$ |
| $d_{1}=d_{2}$ and $V_{i n_{1}}=V_{i n_{2}}$ | $\frac{2 N}{(1-d)^{2}} V_{i n}$ |

The converter is compared to other topologies in terms of the voltage gain and number of components, as shown in Table 2

Table 2. Comparison between different topologies

| Topology | Quadratic cascaded boost converter [34] | Cascaded three-level boost converter (two stages) [35] | Interleaved boost <br> with the Dickson VMC with $N=5$ [32] | Interleaved quadratic boost converter [36] | Proposed Converter with $N=2, k=2$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Static voltage gain | $\frac{1}{(1-d)^{2}}$ | $\frac{1}{(1-d)^{2}}$ | $\frac{6}{1-D}$ | $\frac{1}{(1-D)^{2}}$ | $\frac{4}{(1-D)^{2}}$ |
| Maximum stress on switches or diodes | $V_{o}$ | $\frac{V_{o}}{2}$ | $\frac{V_{o}}{N}$ | $V_{o}$ | $\frac{V_{o}}{2}$ |
| Maximum voltage on capacitors | $V_{o}$ | $\frac{V_{o}}{2}$ | $V_{o}$ | $V_{o}$ | $\frac{V_{o}}{2}$ |
| Number of capacitors | 2 | 4 | 6 | 3 | 6 |
| Number of diodes | 2 | 4 | 6 | 6 | 8 |
| Number of inductors | 1 | 2 | 2 | 4 | 4 |
| Number of floating active switches | - | 2 | - | - | - |
| Number of grounded active switches | 2 | 2 | 2 | 2 | 2 |

## 3. COMPONENTS SELECTION AND EFFICIENCY ANALYSIS

### 3.1. ACTIVE SWITCHES

The voltage stress across the MOSFETs are given by

$$
\begin{equation*}
V_{Q_{1}}=V_{Q_{2}}=V_{i n} \frac{1}{(1-d)^{2}}=\frac{V_{o}}{2 N} \tag{19}
\end{equation*}
$$

and the maximum current passing through the active switches is given by

$$
\begin{align*}
& I_{S_{1}, p k}=\frac{N V_{o}}{R} \frac{3-2 d}{(1-d)^{2}}-\frac{V_{i n}}{2 f_{s}}\left(\frac{1-d}{L_{1}}+\frac{1}{L_{2}}-\frac{d}{(1-d) L_{4}}\right)  \tag{20}\\
& I_{S_{2}, p k}=\frac{N V_{o}}{R} \frac{3-2 d}{(1-d)^{2}}-\frac{V_{i n}}{2 f_{s}}\left(\frac{1-d}{L_{3}}+\frac{1}{L_{4}}-\frac{d}{(1-d) L_{2}}\right) \tag{21}
\end{align*}
$$

The rms currents can be approximated using the following equation

$$
\begin{equation*}
I_{S_{1}, r m s}=I_{S_{2}, r m s}=\frac{N V_{o}}{R} \sqrt{\frac{4}{(1-d)^{2}}+\frac{1}{(1-d)^{4}}} \tag{22}
\end{equation*}
$$

Table 3. Diode average and RMS currents

| Current | Average | RMS |
| :---: | :---: | :---: |
| $I_{D_{1 A}}, I_{D_{1 B}}, I_{D_{2 A}}, I_{D_{2 B}}$ | $\frac{V_{o}}{R}$ | $\frac{V_{o}}{R} \sqrt{\frac{1}{1-d}}$ |
| $I_{D_{a_{1}}}, I_{D_{a_{3}}}$ | $\frac{V_{o}}{R} \frac{d N}{(1-d)^{2}}$ | $\frac{V_{o}}{R} \frac{N}{(1-d)^{2}} \sqrt{d}$ |
| $I_{D_{a_{2}}}, I_{D_{a_{4}}}$ | $\frac{V_{o}}{R} \frac{(N)}{(1-d)}$ | $\frac{V_{o}}{R} \frac{N}{(1-d)^{2}} \sqrt{1-d}$ |

### 3.2. DIODES

The maximum voltage stress across the diodes is given by

$$
\begin{gather*}
V_{D_{a 1}}=V_{D_{a 3}}=V_{i n} \frac{d}{(1-d)^{2}}  \tag{23}\\
V_{D_{a 2}}=V_{D_{a 4}}=V_{i n} \frac{1}{1-d}  \tag{24}\\
V_{D_{1 A}}=V_{D_{2 A}}=V_{D_{1 B}}=V_{D_{2 B}}=2 V_{i n} \frac{1}{(1-d)^{2}} \tag{25}
\end{gather*}
$$

The average current and the RMS current passing through the diodes are shown in Table. 3.

### 3.3. INDUCTORS

The input current is given by

$$
\begin{equation*}
I_{i n}=\frac{V_{o}}{R} \frac{2 N}{(1-d)^{2}} \tag{26}
\end{equation*}
$$

the average current passing through inductors $L_{1}$ and $L_{3}$ is given by

$$
\begin{equation*}
I_{L_{1}}=I_{L_{3}}=\frac{V_{o}}{R} \frac{N}{(1-d)^{2}} \tag{27}
\end{equation*}
$$

Table 4. Inductor peak and RMS currents

| Current | Peak | RMS |
| :---: | :---: | :---: |
| $I_{L_{1}}$ | $\frac{V_{o}}{R} \frac{N}{(1-d)^{2}}+\frac{V_{\text {in }} d}{2 L_{1} f_{s}}$ | $\sqrt{\left(\frac{V_{o}}{R} \frac{N}{(1-d)^{2}}\right)^{2}+\left(\frac{V_{i n} d}{2 \sqrt{3} L_{1} f_{s}}\right)^{2}}$ |
| $I_{L_{2}}$ | $\frac{V_{o}}{R} \frac{N}{1-d}+\frac{V_{\text {in }} d}{2(1-d) L_{2} f_{s}}$ | $\sqrt{\left(\frac{V_{o}}{R} \frac{N}{(1-d)}\right)^{2}+\left(\frac{V_{\text {in }} d}{2 \sqrt{3}(1-d) L_{2} f_{s}}\right)^{2}}$ |
| $I_{L_{3}}$ | $\frac{V_{o}}{R} \frac{N}{(1-d)^{2}}+\frac{V_{\text {in }} d}{2 L_{3} f_{s}}$ | $\sqrt{\left(\frac{V_{o}}{R} \frac{N}{(1-d)^{2}}\right)^{2}+\left(\frac{V_{\text {in }} d}{2 \sqrt{3} L_{3} f_{s}}\right)^{2}}$ |
| $I_{L_{4}}$ | $\frac{V_{o}}{R} \frac{N}{1-d}+\frac{V_{\text {ind }}}{2(1-d) L_{4} f_{s}}$ | $\sqrt{\left(\frac{V_{o}}{R} \frac{N}{(1-d)}\right)^{2}+\left(\frac{V_{\text {in }} d}{2 \sqrt{3}(1-d) L_{4} f_{s}}\right)^{2}}$ |

the average current passing through inductors $L_{2}$ and $L_{4}$ is given by

$$
\begin{equation*}
I_{L_{2}}=I_{L_{4}}=\frac{V_{o}}{R} \frac{N}{(1-d)} \tag{28}
\end{equation*}
$$

The operation of the proposed converter in the CCM requires minimum inductance. The minimum inductance for $L_{1}$ and $L_{3}$ can be calculated using

$$
\begin{equation*}
L_{1, \text { crit }}=L_{3, \text { crit }}=\frac{V_{i n} d(1-d)^{2}}{2 N I_{o} f_{s}} \tag{29}
\end{equation*}
$$

the critical inductance for $L_{2}$ and $L_{4}$

$$
\begin{equation*}
L_{2, \text { crit }}=L_{4, c r i t}=\frac{V_{i n} d(1-d)}{2 N I_{o} f_{s}} \tag{30}
\end{equation*}
$$

The peak and rms values of inductor currents are listed in Table 4

### 3.4. CAPACITORS

The voltage across the capacitors is already calculated in. The capacitor values are chosen based on the allowed ripples on the voltage. The output capacitance can be caluclaced by

$$
\begin{equation*}
C=\frac{V_{o}}{R} \frac{(1-d) T_{s}}{\Delta V_{C}} \tag{31}
\end{equation*}
$$

The RMS current of the output, and the first stage capacitors are given, respectively, by

$$
\begin{gather*}
I_{C_{2 A, r m s}}=I_{C_{2 B, r m s}}=I_{o} \sqrt{\frac{d}{1-d}}  \tag{32}\\
I_{C_{1 A, r m s}}=I_{C_{1 B, r m s}}=I_{o}\left(1+\sqrt{\frac{d}{1-d}}\right) \tag{33}
\end{gather*}
$$

### 3.5. EFFICIENCY ANALYSIS

The efficiency of the proposed converter is mainly affected by the diodes, inductors and active switches. Table 5 lists all the equations used for calculating the losses of the converter. The simulated efficiency is compared to the experimental in Section 4.

Table 5. Efficiency analysis for components

| Components | Equation | Variables |
| :---: | :---: | :---: |
| Inductors conduction loss | $I_{L_{r m s}}^{2} \times R_{L}$ | $R_{L}$ is the dc resistance of the inductor |
| Inductors core loss | $a(\Delta B)^{b} f_{s}^{c}$ | $a, b$, and $c$ obtained using curve fitting from material datasheet |
| MOSFETs <br> switching loss | $\begin{gathered} \frac{f_{s}}{2} C_{\mathrm{oss}} \times V_{S}^{2}+ \\ \frac{f_{s}}{2} \times \frac{N V_{o} V_{s}}{R(1-d)^{2}} \times\left(t_{\mathrm{OFF}}+t_{\mathrm{ON}}\right) \end{gathered}$ | $C_{\text {oss }}$ is mosfet output capacitor $f_{s}$ is switching frequency $T_{o n}$ and $T_{\text {on }}$ are the on and off time of the mosfet |
| MOSFETs <br> conduction loss | $I_{S_{r m s}}^{2} \times R_{\text {on }}$ | $R_{o n}$ is the conduction resistance of the MOSFET |
| Diode conduction loss | $V_{f} * I_{D_{\text {avg }}}$ | $V_{f}$ is the forward voltage of the diode |
| Capacitor ESR loss | $I_{C_{r m s}}^{2} \times E S R$ | $E S R$ is the equivalent series resistance of the capacitor |

Table 6. Component Listing for the Hardware Prototype

| Item | Designation | Rating | Part No. |
| :---: | :---: | :---: | :---: |
| Inductor | $L_{1}-L_{4}$ | $100 \mu H, D C R=25 \mathrm{~m} \Omega$, | 60B104C |
| Capacitor | $\begin{aligned} & C_{1 A}, C_{2 A} \\ & C_{1 B} C_{2 B} \end{aligned}$ | $10 \mu \mathrm{~F}$ | EXH2E106HRPT |
| Capacitor | $C_{a 1}, C_{a 2}$ | $10 \mu \mathrm{~F}$ | B32674D3106K |
| MOSFET | $Q_{1}, Q_{2}$ | $\begin{gathered} 150 \mathrm{~V}, 37 \mathrm{~A} \\ R_{d s(o n)}=10.525 \mathrm{~m} \Omega \end{gathered}$ | IPA105N15N3 |
| Diode | $\begin{aligned} & D_{1 A}, D_{2 A} \\ & D_{1 B}, D_{2 B} \end{aligned}$ | $\begin{gathered} 250 \mathrm{~V}, 40 \mathrm{~A} \\ V_{F}=0.86 \mathrm{~V}, t_{r r}=35 \mathrm{~ns} \end{gathered}$ | MBR40250G |

## 4. EXPERIMENTAL IMPLEMENTATION AND RESULTS

An $80 W$ hardware prototype was implemented and tested in the laboratory to verify the operation and the analysis of the converter. Figure 9 shows the hardware prototype, which was implemented using the components listed in Table. 6. The N5700 was used to supply power at 10 V to the prototype, and the output load was implemented using a mix of ceramic resistors. The duty cycle was set to be around 0.6 , and that made the output equal to 250 V . The measurements and waveforms were taken at 80 V . Figure 10 shows the voltage waveforms across the switches. The active switches have a maximum voltage stress of 62 V . The maximum voltage stress across the diodes in the interleaved single-switch multistage is about $38 V$ for $D_{a 1}$ and $D_{a 3}$ and about $63 V$ for $D_{a 2}$ and $D_{a 4}$. The maximum voltage stress across the VMC diodes is 125 V . The voltage across the capacitors, depicted in Figure 11, is $25 V$ for $C_{1}$ and $C_{2}, 63 V$ for $C_{1 A}$ and $C_{1 B}$ and $125 V$ for $C_{2 A}$ and $C_{2 B}$. The output voltage is about 250 V with ac components of less than $2 \%$. Other waveforms such as the current of the switches and passive components are shown in Figure 12 and Figure 13. The efficiency of the converter was simulated and experimentally measured, as shown in Figure 14. As mentioned before, the efficiency can be further increased by selecting efficient diodes with low forward voltage for the interleaved boost stage or by replacing the diodes with efficient ones or MOSFETs.


Figure 9. Hardware prototype


Figure 10. Voltage waveforms of the active switches and the diodes.


Figure 11. Voltage waveforms of the capacitors, the output load and the ac components of the output voltage.


Figure 12. Current passing through the active switches, inductors and diodes $D_{11}-D_{23}$


Figure 13. Currents waveforms of the VMC diodes, VMC capacitors and $C_{a 1}$ and $C_{a 2}$


Figure 14. The efficiency of the hardware prototype and the simulated efficiency

## 5. CONCLUSIONS

This paper presents a non-isolated interleaved multistage boost converter with VMC. The converter has a high voltage and low voltage stresses across the components. Converting a 10 V to a 250 V can be achieved by the quadratic boost stage and a 2-cell VMC when operating at a 0.6 duty ratio. The converter is capable of converting power from a single source or two independent sources. The input is shared among the two phases equally, and since the converter operates at 0.6 the current ripple cancellation is higher than the other interleaved boost converters. The analysis of this converter was explained and validated by simulation and experimental prototype. The converter is very suitable for integrating PV panels to higher voltage DC buses.

## REFERENCES

[1] R. Wai, C. Lin, R. Duan, and Y. Chang, "High-efficiency dc-dc converter with high voltage gain and reduced switch stress," IEEE Transactions on Industrial Electronics, vol. 54, no. 1, pp. 354-364, Feb 2007.
[2] O. Abutbul, A. Gherlitz, Y. Berkovich, and A. Ioinovici, "Step-up switching-mode converter with high voltage gain using a switched-capacitor circuit," IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 50, no. 8, pp. 1098-1102, Aug 2003.
[3] G. A. Henn, R. Silva, P. P. Praca, L. Barreto, and D. S. Oliveira Jr, "Interleaved-boost converter with high voltage gain," IEEE transactions on power electronics, vol. 25, no. 11, pp. 2753-2761, 2010.
[4] M. Lakshmi and S. Hemamalini, "Nonisolated high gain dc-dc converter for dc microgrids," IEEE Transactions on Industrial Electronics, vol. 65, no. 2, pp. 12051212, Feb 2018.
[5] J. M. Carrasco, L. G. Franquelo, J. T. Bialasiewicz, E. Galvan, R. C. PortilloGuisado, M. A. M. Prats, J. I. Leon, and N. Moreno-Alfonso, "Power-electronic systems for the grid integration of renewable energy sources: A survey," IEEE Transactions on Industrial Electronics, vol. 53, no. 4, pp. 1002-1016, June 2006.
[6] B. Nordman and K. Christensen, "Dc local power distribution: Technology, deployment, and pathways to success," IEEE Electrification Magazine, vol. 4, no. 2, pp. 29-36, June 2016.
[7] C. Xu and K. Cheng, "A survey of distributed power system—ac versus de distributed power system," in Power Electronics Systems and Applications (PESA), 2011 4th International Conference on. IEEE, 2011, pp. 1-12.
[8] E. Planas, J. Andreu, J. I. Gárate, I. M. de Alegría, and E. Ibarra, "Ac and dc technology in microgrids: A review," Renewable and Sustainable Energy Reviews, vol. 43, pp. 726-749, 2015.
[9] S. Whaite, B. Grainger, and A. Kwasinski, "Power quality in dc power distribution systems and microgrids," Energies, vol. 8, no. 5, pp. 4378-4399, 2015.
[10] M. Monadi, M. A. Zamani, J. I. Candela, A. Luna, and P. Rodriguez, "Protection of ac and dc distribution systems embedding distributed energy resources: A comparative review and analysis," Renewable and sustainable energy reviews, vol. 51, pp. 15781593, 2015.
[11] B. S. Revathi and M. Prabhakar, "Non isolated high gain dc-dc converter topologies for pv applications-a comprehensive review," Renewable and Sustainable Energy Reviews, vol. 66, pp. 920-933, 2016.
[12] M. Nasir, H. A. Khan, A. Hussain, L. Mateen, and N. A. Zaffar, "Solar pv-based scalable dc microgrid for rural electrification in developing regions," IEEE Transactions on Sustainable Energy, vol. 9, no. 1, pp. 390-399, Jan 2018.
[13] R. W. Erickson and D. Maksimovic, Fundamentals of power electronics. Springer Science \& Business Media, 2007.
[14] S. D. Johnson, A. F. Witulski, and R. W. Erickson, "Comparison of resonant topologies in high-voltage dc applications," IEEE Transactions on Aerospace and Electronic Systems, vol. 24, no. 3, pp. 263-274, May 1988.
[15] J. C. Rosas-Caro, J. M. Ramirez, F. Z. Peng, and A. Valderrabano, "A dc-dc multilevel boost converter," IET Power Electronics, vol. 3, no. 1, pp. 129-137, January 2010.
[16] G. R. Walker and P. C. Sernia, "Cascaded dc-dc converter connection of photovoltaic modules," IEEE transactions on power electronics, vol. 19, no. 4, pp. 1130-1139, 2004.
[17] J. Leyva-Ramos, M. Ortiz-Lopez, L. Diaz-Saldierna, and J. Morales-Saldana, "Switching regulator using a quadratic boost converter for wide dc conversion ratios," IET Power Electronics, vol. 2, no. 5, pp. 605-613, 2009.
[18] R. Kadri, J. Gaubert, G. Champenois, and M. Mostefaï, "Performance analysis of transformless single switch quadratic boost converter for grid connected photovoltaic systems," in The XIX International Conference on Electrical Machines - ICEM 2010, Sept 2010, pp. 1-7.
[19] E. H. Ismail, M. A. Al-Saffar, A. J. Sabzali, and A. A. Fardoun, "A family of singleswitch pwm converters with high step-up conversion ratio," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 55, no. 4, pp. 1159-1171, May 2008.
[20] F. L. Luo and H. Ye, Advanced dc/dc converters. crc Press, 2016.
[21] J.-M. Kwon, B.-H. Kwon, and K.-H. Nam, "Three-phase photovoltaic system with three-level boosting mppt control," IEEE Transactions on Power Electronics, vol. 23, no. 5, pp. 2319-2327, 2008.
[22] V. Yaramasu, B. Wu, S. Alepuz, and S. Kouro, "Predictive control for low-voltage ride-through enhancement of three-level-boost and npc-converter-based pmsg wind turbine," IEEE Transactions on Industrial Electronics, vol. 61, no. 12, pp. 6832-6843, 2014.
[23] A. Chub, D. Vinnikov, F. Blaabjerg, and F. Z. Peng, "A review of galvanically isolated impedance-source dc-dc converters," IEEE Transactions on Power Electronics, vol. 31, no. 4, pp. 2808-2828, April 2016.
[24] I. Barbi and R. Gules, "Isolated dc-dc converters with high-output voltage for twta telecommunication satellite applications," IEEE Transactions on Power Electronics, vol. 18, no. 4, pp. 975-984, 2003.
[25] M.-K. Nguyen, Y.-C. Lim, J.-H. Choi, and G.-B. Cho, "Isolated high step-up dc-dc converter based on quasi-switched-boost network." IEEE Trans. Industrial Electronics, vol. 63, no. 12, pp. 7553-7562, 2016.
[26] J. Duarte, L. Lima, L. Oliveira, M. Mezaroba, L. Michels, and C. Rech, "Modeling and digital control of a single-stage step-up/down isolated pfc rectifier," IEEE Transactions on Industrial Informatics, vol. 9, no. 2, pp. 1017-1028, 2013.
[27] F. Evran and M. T. Aydemir, "Isolated high step-up dc-dc converter with low voltage stress," IEEE Transactions on Power Electronics, vol. 29, no. 7, pp. 3591-3603, 2014.
[28] F. L. Tofoli, D. d. C. Pereira, W. J. de Paula, and D. d. S. Oliveira Júnior, "Survey on non-isolated high-voltage step-up dc-dc topologies based on the boost converter," IET Power Electronics, vol. 8, no. 10, pp. 2044-2057, 2015.
[29] M. Forouzesh, Y. P. Siwakoti, S. A. Gorji, F. Blaabjerg, and B. Lehman, "Step-up dc-dc converters: a comprehensive review of voltage-boosting techniques, topologies, and applications," IEEE Transactions on Power Electronics, vol. 32, no. 12, pp. 91439178, 2017.
[30] W. Li and X. He, "Review of nonisolated high-step-up dc/dc converters in photovoltaic grid-connected applications," IEEE Transactions on Industrial Electronics, vol. 58, no. 4, pp. 1239-1250, April 2011.
[31] A. Alzahrani, P. Shamsi, and M. Ferdowsi, "Boost converter with bipolar dickson voltage multiplier cells," in Renewable Energy Research and Applications (ICRERA), 2017 IEEE 6th International Conference on. IEEE, 2017, pp. 228-233.
[32] V. A. K. Prabhala, P. Fajri, V. S. P. Gouribhatla, B. P. Baddipadiga, and M. Ferdowsi, "A dc-dc converter with high voltage gain and two input boost stages," IEEE Transactions on Power Electronics, vol. 31, no. 6, pp. 4206-4215, June 2016.
[33] M. Fu, C. Zhao, J. Song, and C. Ma, "A low-cost voltage equalizer based on wireless power transfer and a voltage multiplier," IEEE Transactions on Industrial Electronics, vol. 65, no. 7, pp. 5487-5496, July 2018.
[34] O. López-Santos, L. Martínez-Salamero, G. García, H. Valderrama-Blavi, and T. Sierra-Polanco, "Comparison of quadratic boost topologies operating under slidingmode control," in Power Electronics Conference (COBEP), 2013, pp. 66-71.
[35] W. Li, X. Lv, Y. Deng, J. Liu, and X. He, "A review of non-isolated high step-up dc/dc converters in renewable energy applications," in 2009 Twenty-Fourth Annual IEEE Applied Power Electronics Conference and Exposition, Feb 2009, pp. 364-369.
[36] S. Balci, N. Altin, H. Komurcugil, and I. Sefa, "Performance analysis of interleaved quadratic boost converter with coupled inductor for fuel cell applications," in IECON 2016-42nd Annual Conference of the IEEE Industrial Electronics Society, Oct 2016, pp. 3541-3546.

## SECTION

## 2. SUMMARY AND CONCLUSIONS

This dissertation has presented several advanced high-voltage-gain dc-dc step-up topologies suitable for renewable energy sources integration to a high voltage dc distribution bus. First, a family of interleaved boost converters with VMCs was presented. The family consists of two stages: an interleaved boost stage and a VMC stage, which mainly consist of diodes and capacitors and are expendable. The output of the VMC can be filtered by an output diode and output capacitors or by an LC filter. Many group combinations are presented and compared in terms of the voltage gain, output-input connection, input current sharing among inductors, and the number of capacitors and diodes per stage. An example converter to efficiently convert a 20 V to a 400 V was designed and verified by simulation and experimental results. The second paper has presented a novel VMC and connected it to an interleaved boost converter with no need of an output diode or LC filter. Therefore, the output is fed by two capacitors and the voltage is rectified at each VMC stage. The proposed converter features a have high voltage gain, equal current sharing, low voltage stress across components, and better ripple cancellation across capacitors. The proposed converter was analyzed, and the design process was explained. A 200 W hardware prototype was implemented to convert 20 V input to 400 V output. The converter has a peak efficiency of $96 \%$ and maximum voltage stress across components less than 135 V . The third paper presents a hybrid fly-multilevel boost converter. The converter utilizes the multilevel structure to increase the effective frequency across the magnetic device, which is a flyback transformer. The proposed hybrid multilevel boost converters have most required features for renewable energy applications, such as low stress across components, high voltage gain, drawing continuous current, and small magnetic elements. The converter modes
of operation and steady-state analysis are presented and verified by simulation. Further verification was ensured by implementing a hardware prototype of an example converter to convert 20 V to 200 V for 100 W output load power. Paper four presents an interleaved multistage boost converter with VMC. In this topology, each phase of the interleaved stage can have the same or a different number of boost stages, and all phases share the VMC. The theory of operation, the steady-state analysis is presented for example converter, which has an interleaved quadratic boost stage with two-stage VMC. The converter was analyzed and verified by simulation results. A hardware prototype was implemented to convert 10 V to 250 V and 200 W to prove the operation and further verify the simulation results. Future work includes experimentation of large PV side surfaced and more panels to demonstrate the benefit of the proposed structures over the flat regular solar PV panels and closedloop analysis and control of the proposed converters. Different control schemes have to be further studied, and further details about MPPT extraction algorithms under different weather conditions are required to reveal the operation of the proposed converters further.

## REFERENCES

[1] B. P. Baddipadiga and M. Ferdowsi. A high-voltage-gain dc-dc converter based on modified dickson charge pump voltage multiplier. IEEE Transactions on Power Electronics, 32(10):7707-7715, Oct 2017. ISSN 0885-8993. doi: 10.1109/TPEL.2016.2594016.
[2] Mojtaba Forouzesh, Yam P Siwakoti, Saman A Gorji, Frede Blaabjerg, and Brad Lehman. Step-up dc-dc converters: a comprehensive review of voltage-boosting techniques, topologies, and applications. IEEE Transactions on Power Electronics, 32(12):9143-9178, 2017.
[3] Johann W. Kolar. Future challenges for research and teaching in power electronics, 2014. International Conference on Optimization of Electrical and Electronic Equipment, OPTIM 2014; Conference Location: Brasov, Rumania; Conference Date: May 22-24, 2014; Conference lecture on 23 May 2014.
[4] R. Hans, A. Manfred, P. Janina, and S. Alexander. Improved characterization of the magnetic properties of hexagonally packed wires. In Proceedings of the 2011 14th European Conference on Power Electronics and Applications, pages 1-9, Aug 2011.
[5] J. M. Carrasco, L. G. Franquelo, J. T. Bialasiewicz, E. Galvan, R. C. PortilloGuisado, M. A. M. Prats, J. I. Leon, and N. Moreno-Alfonso. Power-electronic systems for the grid integration of renewable energy sources: A survey. IEEE Transactions on Industrial Electronics, 53(4):1002-1016, June 2006. ISSN 0278-0046. doi: 10.1109/TIE.2006.878356.
[6] Bin Lu, Edwin L Piner, and Tomás Palacios. Schottky-drain technology for algan/gan high-electron mobility transistors. IEEE Electron Device Letters, 31(4):302-304, 2010.
[7] Robert W Erickson and Dragan Maksimovic. Fundamentals of power electronics. Springer Science \& Business Media, 2007.
[8] Marian K Kazimierczuk. Pulse-width modulated DC-DC power converters. John Wiley \& Sons, 2015.
[9] F. L. Tofoli, D. d. C. Pereira, W. Josias de Paula, and D. d. S. Oliveira Júnior. Survey on non-isolated high-voltage step-up dc-dc topologies based on the boost converter. IET Power Electronics, 8(10):2044-2057, 2015. ISSN 1755-4535. doi: 10.1049/iet-pel.2014.0605.
[10] L. Huber and M. M. Jovanovic. A design approach for server power supplies for networking applications. In APEC 2000. Fifteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.00CH37058), volume 2, pages 11631169 vol.2, Feb 2000. doi: 10.1109/APEC.2000.822834.
[11] Tsai-Fu Wu and Te-Hung Yu. Unified approach to developing single-stage power converters. IEEE Transactions on Aerospace and Electronic Systems, 34(1):211-223, Jan 1998. ISSN 0018-9251. doi: 10.1109/7.640279.
[12] J. Leyva-Ramos, M. G. Ortiz-Lopez, L. H. Diaz-Saldierna, and J. A. MoralesSaldana. Switching regulator using a quadratic boost converter for wide dc conversion ratios. IET Power Electronics, 2(5):605-613, Sept 2009. ISSN 1755-4535. doi: 10.1049/iet-pel.2008.0169.
[13] Fang Lin Luo and Hong Ye. Advanced dc/dc converters. crc Press, 2016.
[14] Fang Lin Luo and Hong Ye. Positive output cascade boost converters. IEE Proceedings-Electric Power Applications, 151(5):590-606, 2004.
[15] M. G. Ortiz-Lopez, J. Leyva-Ramos, E. E. Carbajal-Gutierrez, and J. A. MoralesSaldana. Modelling and analysis of switch-mode cascade converters with a single active switch. IET Power Electronics, 1(4):478-487, December 2008. ISSN 17554535. doi: 10.1049/iet-pel:20070379.
[16] J-Y Lee and S-N Hwang. Non-isolated high-gain boost converter using voltagestacking cell. Electronics Letters, 44(10):644-646, 2008.
[17] K. B. Park, G. W. Moon, and M. J. Youn. Nonisolated high step-up stacked converter based on boost-integrated isolated converter. IEEE Transactions on Power Electronics, 26(2):577-587, Feb 2011. ISSN 0885-8993. doi: 10.1109/TPEL.2010.2066578.
[18] M. Tanca V. and I. Barbi. Nonisolated high step-up stacked dc-dc converter based on boost converter elements for high power application. In 2011 IEEE International Symposium of Circuits and Systems (ISCAS), pages 249-252, May 2011. doi: 10.1109/ISCAS.2011.5937548.
[19] S. K. Changchien, T. J. Liang, J. F. Chen, and L. S. Yang. Novel high stepup dc-dc converter for fuel cell energy conversion system. IEEE Transactions on Industrial Electronics, 57(6):2007-2017, June 2010. ISSN 0278-0046. doi: 10.1109/TIE.2009.2026364.
[20] Jesus Valdez-Resendiz, Julio Rosas-caro, Jonathan C Mayo-Maldonado, and Armando Llamas-Terres. Quadratic boost converter based on stackable switching stages. IET Power Electronics, 2018.
[21] M. T. Zhang, Yimin Jiang, F. C. Lee, and M. M. Jovanovic. Single-phase three-level boost power factor correction converter. In Applied Power Electronics Conference and Exposition, 1995. APEC '95. Conference Proceedings 1995., Tenth Annual, number 0, pages 434-439 vol.1, Mar 1995. doi: 10.1109/APEC.1995.468984.
[22] Jung-Min Kwon, Bong-Hwan Kwon, and Kwang-Hee Nam. Three-phase photovoltaic system with three-level boosting mppt control. IEEE Transactions on Power Electronics, 23(5):2319-2327, 2008.
[23] Ahmed Shahin, Melika Hinaje, Jean-Philippe Martin, Serge Pierfederici, Stéphane Raël, and Bernard Davat. High voltage ratio dc-dc converter for fuel-cell applications. IEEE Transactions on Industrial Electronics, 57(12):3944-3955, 2010.
[24] João Paulo M Figueiredo, Fernando L Tofoli, and Bruno Leonardo A Silva. A review of single-phase pfc topologies based on the boost converter. In Industry Applications (INDUSCON), 2010 9th IEEE/IAS International Conference on, pages 1-6. IEEE, 2010.
[25] Venkata Yaramasu and Bin Wu. Predictive control of a three-level boost converter and an npc inverter for high-power pmsg-based medium voltage wind energy conversion systems. IEEE Trans. Power Electron, 29(10):5308-5322, 2014.
[26] Ned Mohan and Tore M Undeland. Power electronics: converters, applications, and design. John Wiley \& Sons, 2007.
[27] R. P. Severus. A new current-fed converter topology. In 1979 IEEE Power Electronics Specialists Conference, pages 277-283, June 1979. doi: 10.1109/PESC.1979.7081036.
[28] L Wuidart. Topologies for switched mode power supplies. Application Note AN, 513:0393, 1999.
[29] Michael Douglas Seeman. A design methodology for switched-capacitor DC-DC converters. University of California, Berkeley, 2009.
[30] M. D. Seeman and S. R. Sanders. Analysis and optimization of switched-capacitor dc-dc converters. IEEE Transactions on Power Electronics, 23(2):841-851, March 2008. ISSN 0885-8993. doi: 10.1109/TPEL.2007.915182.
[31] G. Palumbo and D. Pappalardo. Charge pump circuits: An overview on design strategies and topologies. IEEE Circuits and Systems Magazine, 10(1):31-45, First 2010. ISSN 1531-636X. doi: 10.1109/MCAS.2009.935695.
[32] M. S. Makowski. Realizability conditions and bounds on synthesis of switchedcapacitor dc-dc voltage multiplier circuits. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 44(8):684-691, Aug 1997. ISSN 1057-7122. doi: 10.1109/81.611263.
[33] J. W. Kimball. Performance analysis of generalized algebraic switched capacitor converters. In 2013 IEEE Energy Conversion Congress and Exposition, pages 18081813, Sept 2013. doi: 10.1109/ECCE.2013.6646927.
[34] A. Kushnerov and S. Ben-yaakov. Unified algebraic synthesis of generalised fibonacci switched capacitor converters. IET Power Electronics, 7(3):540-544, March 2014. ISSN 1755-4535. doi: 10.1049/iet-pel.2013.0197.
[35] L. Balogh and R. Redl. Power-factor correction with interleaved boost converters in continuous-inductor-current mode. In Proceedings Eighth Annual Applied Power Electronics Conference and Exposition, pages 168-174, March 1993. doi: 10.1109/APEC.1993.290634.
[36] Dean R Garth, WJ Muldoon, GC Benson, and EN Costague. Multi-phase, 2-kilowatt, high-voltage, regulated power supply. In Power Electronics Specialists Conference, 1971 IEEE, pages 110-116. IEEE, 1971.
[37] B. A. Miwa, D. M. Otten, and M. E. Schlecht. High efficiency power factor correction using interleaving techniques. In [Proceedings] APEC '92 Seventh Annual Applied Power Electronics Conference and Exposition, pages 557-568, Feb 1992. doi: 10.1109/APEC.1992.228361.
[38] R. Giral, L. Martinez-Salamero, and S. Singer. Interleaved converters operation based on cmc. IEEE Transactions on Power Electronics, 14(4):643-652, July 1999. ISSN 0885-8993. doi: 10.1109/63.774201.
[39] Michael O’Loughlin. An interleaving pfc pre-regulator for high-power converters. Texas Instruments, pages 1-14, 2006.
[40] R. Gules, L. L. Pfitscher, and L. C. Franco. An interleaved boost dc-dc converter with large conversion ratio. In 2003 IEEE International Symposium on Industrial Electronics ( Cat. No.03TH8692), volume 1, pages 411-416 vol. 1, June 2003. doi: 10.1109/ISIE.2003.1267284.
[41] Wuhua Li, Yi Zhao, Yan Deng, and Xiangning He. Interleaved converter with voltage multiplier cell for high step-up and high-efficiency conversion. IEEE Transactions on Power Electronics, 25(9):2397-2408, 2010.
[42] M. M. Jovanovic. A technique for reducing rectifier reverse-recovery-related losses in high-power boost converters. IEEE Transactions on Power Electronics, 13(5): 932-941, Sep 1998. ISSN 0885-8993. doi: 10.1109/63.712314.
[43] Remus Teodorescu, Marco Liserre, and Pedro Rodriguez. Grid converters for photovoltaic and wind power systems, volume 29. John Wiley \& Sons, 2011.
[44] F. Blaabjerg, Y. Yang, and K. Ma. Power electronics - key technology for renewable energy systems - status and future. In 2013 3rd International Conference on Electric Power and Energy Conversion Systems, pages 1-6, Oct 2013. doi: 10.1109/EPECS.2013.6712980.
[45] Johann W Kolar, Jürgen Biela, Stefan Waffler, Thomas Friedli, and Uwe Badstübner. Performance trends and limitations of power electronic systems. In Integrated Power Electronics Systems (CIPS), 2010 6th International Conference on, pages 1-20. IEEE, 2010.
[46] Jacobus Daniel van Wyk and Fred C Lee. On a future for power electronics. IEEE Journal of Emerging and Selected Topics in Power Electronics, 1(2):59-72, 2013.
[47] V. A. K. Prabhala, B. P. Baddipadiga, and M. Ferdowsi. Dc distribution systems; an overview. In 2014 International Conference on Renewable Energy Research and Application (ICRERA), pages 307-312, Oct 2014. doi: 10.1109/ICRERA.2014.7016575.
[48] A. Pratt, P. Kumar, and T. V. Aldridge. Evaluation of 400v dc distribution in telco and data centers to improve energy efficiency. In INTELEC 07-29th International Telecommunications Energy Conference, pages 32-39, Sept 2007. doi: 10.1109/INTLEC.2007.4448733.
[49] P. T. Krein. Data center challenges and their power electronics. CPSS Transactions on Power Electronics and Applications, 2(1):39-46, 2017. ISSN 2475-742X. doi: 10.24295/CPSSTPEA.2017.00005.
[50] D. J. Hammerstrom. Ac versus dc distribution systemsdid we get it right? In 2007 IEEE Power Engineering Society General Meeting, pages 1-5, June 2007. doi: 10.1109/PES.2007.386130.
[51] A. Mohamed and O. Mohammed. Connectivity of dc microgrids involving sustainable energy sources. In 2011 IEEE Industry Applications Society Annual Meeting, pages 1-8, Oct 2011. doi: 10.1109/IAS.2011.6074338.
[52] Venkata Anand Kishore Prabhala, Poria Fajri, Venkat Sai Prasad Gouribhatla, Bhanu Prashant Baddipadiga, and Mehdi Ferdowsi. A dc-dc converter with high voltage gain and two input boost stages. IEEE Transactions on Power Electronics, 31(6):4206-4215, 2016.
[53] Rong-Jong Wai, Chung-You Lin, Rou-Yong Duan, and Yung-Ruei Chang. Highefficiency dc-dc converter with high voltage gain and reduced switch stress. IEEE Transactions on Industrial Electronics, 54(1):354-364, 2007.
[54] Lung-Sheng Yang, Tsorng-Juu Liang, and Jiann-Fuh Chen. Transformerless dcdc converters with high step-up voltage gain. IEEE Transactions on Industrial Electronics, 56(8):3144-3152, 2009.
[55] Qun Zhao and Fred C Lee. High-efficiency, high step-up dc-dc converters. IEEE Transactions on Power Electronics, 18(1):65-73, 2003.
[56] Shih-Ming Chen, Tsorng-Juu Liang, Lung-Sheng Yang, and Jiann-Fuh Chen. A cascaded high step-up dc-dc converter with single switch for microsource applications. IEEE Transactions on Power Electronics, 26(4):1146-1153, 2011.
[57] Nicholas Denniston, Ahmed M Massoud, Shehab Ahmed, and Prasad N Enjeti. Multiple-module high-gain high-voltage dc-dc transformers for offshore wind energy systems. IEEE Transactions on Industrial Electronics, 58(5):1877-1886, 2011.
[58] Zhigang Liang, Rong Guo, Jun Li, and Alex Q Huang. A high-efficiency pv moduleintegrated dc/dc converter for pv energy harvest in freedm systems. IEEE Transactions on Power Electronics, 26(3):897-909, 2011.
[59] Boris Axelrod, Yefim Berkovich, and Adrian Ioinovici. Transformerless dc-dc converters with a very high dc line-to-load voltage ratio. In Circuits and Systems, 2003. ISCAS'03. Proceedings of the 2003 International Symposium on, volume 3, pages III-III. IEEE, 2003.
[60] Suman Dwari and Leila Parsa. An efficient high-step-up interleaved dc-dc converter with a common active clamp. IEEE Transactions on Power Electronics, 26(1):66-78, 2011.
[61] Tsai-Fu Wu, Yung-Chu Chen, Jeng-Gung Yang, and Chia-Ling Kuo. Isolated bidirectional full-bridge dc-dc converter with a flyback snubber. IEEE Transactions on Power Electronics, 25(7):1915-1922, 2010.
[62] Felinto SF Silva, Antônio AA Freitas, Sérgio Daher, Saulo C Ximenes, Sarah KA Sousa, MS Edilson, Fernando LM Antunes, and Cícero MT Cruz. High gain dc-dc boost converter with a coupling inductor. In Power Electronics Conference, 2009. COBEP'09. Brazilian, pages 486-492. IEEE, 2009.
[63] Venkata Yaramasu and Bin Wu. Three-level boost converter based medium voltage megawatt pmsg wind energy conversion systems. In Energy Conversion Congress and Exposition (ECCE), 2011 IEEE, pages 561-567. IEEE, 2011.
[64] Robert W Erickson and Dragan Maksimovic. Fundamentals of power electronics. Springer Science \& Business Media, 2007.
[65] F. L. Tofoli, D. de Souza Oliveira, R. P. Torrico-Bascopé, and Y. J. A. Alcazar. Novel nonisolated high-voltage gain dc-dc converters based on 3ssc and vmc. IEEE Transactions on Power Electronics, 27(9):3897-3907, Sept 2012. ISSN 0885-8993. doi: 10.1109/TPEL.2012.2190943.
[66] F. L. Tofoli, D. d. C. Pereira, W. Josias de Paula, and D. d. S. Oliveira Júnior. Survey on non-isolated high-voltage step-up dc-dc topologies based on the boost converter. IET Power Electronics, 8(10):2044-2057, 2015. ISSN 1755-4535. doi: 10.1049/iet-pel.2014.0605.
[67] R. Haroun, A. E. Aroudi, A. Cid-Pastor, G. Garcia, C. Olalla, and L. MartínezSalamero. Impedance matching in photovoltaic systems using cascaded boost converters and sliding-mode control. IEEE Transactions on Power Electronics, 30(6): 3185-3199, June 2015. ISSN 0885-8993. doi: 10.1109/TPEL.2014.2339134.
[68] M. Veerachary and S. B. Sudhakar. Stability analysis of cascaded dc-dc power electronic system. In 2007 7th International Conference on Power Electronics and Drive Systems, pages 1422-1426, Nov 2007. doi: 10.1109/PEDS.2007.4487890.
[69] M. Forouzesh, Y. P. Siwakoti, S. A. Gorji, F. Blaabjerg, and B. Lehman. Step-up dcdc converters: A comprehensive review of voltage-boosting techniques, topologies, and applications. IEEE Transactions on Power Electronics, 32(12):9143-9178, Dec 2017. ISSN 0885-8993. doi: 10.1109/TPEL.2017.2652318.
[70] B. P. R. Baddipadiga, V. A. Prabhala, and M. Ferdowsi. A family of high-voltage-gain dc-dc converters based on a generalized structure. IEEE Transactions on Power Electronics, $\operatorname{PP}(99): 1-1,2017$. ISSN 0885-8993. doi: 10.1109/TPEL.2017.2777451.
[71] R. Gules, L. L. Pfitscher, and L. C. Franco. An interleaved boost dc-dc converter with large conversion ratio. In 2003 IEEE International Symposium on Industrial Electronics ( Cat. No.03TH8692), volume 1, pages 411-416 vol. 1, June 2003. doi: 10.1109/ISIE.2003.1267284.
[72] Ching-Ming Lai, Yuan-Chih Lin, and Dasheng Lee. Study and implementation of a two-phase interleaved bidirectional dc/dc converter for vehicle and dc-microgrid systems. Energies, 8(9):9969-9991, 2015.
[73] M. Prudente, L. L. Pfitscher, G. Emmendoerfer, E. F. Romaneli, and R. Gules. Voltage multiplier cells applied to non-isolated dc-dc converters. IEEE Transactions on Power Electronics, 23(2):871-887, March 2008. ISSN 0885-8993. doi: 10.1109/TPEL.2007.915762.
[74] Pyosoo Kim, Sanghyuk Lee, Junsung Park, and Sewan Choi. High step-up interleaved boost converters using voltage multiplier cells. In Power Electronics and ECCE Asia (ICPE and ECCE), 2011 IEEE 8th International Conference on, pages 2844-2851. IEEE, 2011.
[75] W. Li and X. He. Review of nonisolated high-step-up dc/dc converters in photovoltaic grid-connected applications. IEEE Transactions on Industrial Electronics, 58(4): 1239-1250, April 2011. ISSN 0278-0046. doi: 10.1109/TIE.2010.2049715.
[76] L. Zhou, B. Zhu, Q. Luo, and S. Chen. Interleaved non-isolated high step-up dc/dc converter based on the diode-capacitor multiplier. IET Power Electronics, 7(2): 390-397, February 2014. ISSN 1755-4535. doi: 10.1049/iet-pel.2013.0124.
[77] Michael O’Loughlin. An interleaving pfc pre-regulator for high-power converters. Texas Instruments, pages 1-14, 2006.
[78] J. Roy and R. Ayyanar. Sensor-less current sharing over wide operating range for extended-duty-ratio boost converter. IEEE Transactions on Power Electronics, 32 (11):8763-8777, Nov 2017. ISSN 0885-8993. doi: 10.1109/TPEL.2016.2640319.
[79] T. Nouri, S. H. Hosseini, E. Babaei, and J. Ebrahimi. Generalised transformerless ultra step-up dc-dc converter with reduced voltage stress on semiconductors. IET Power Electronics, 7(11):2791-2805, 2014. ISSN 1755-4535. doi: 10.1049/ietpel.2013.0933.
[80] E. H. Ismail, M. A. Al-Saffar, and A. J. Sabzali. High conversion ratio dc-dc converters with reduced switch stress. IEEE Transactions on Circuits and Systems I: Regular Papers, 55(7):2139-2151, Aug 2008. ISSN 1549-8328. doi: 10.1109/TCSI.2008.918195.
[81] Julio Cesar Rosas-Caro, Jonathan Carlos Mayo-Maldonado, Ruben Salas-Cabrera, Aaron Gonzalez-Rodriguez, Eduardo Nacu Salas-Cabrera, and Rodolfo CastilloIbarra. A family of dc-dc multiplier converters. Engineering Letters, 19(1):57-67, 2011.
[82] Y. J. A. Alcazar, D. de Souza Oliveira, F. L. Tofoli, and R. P. Torrico-Bascopé. Dc-dc nonisolated boost converter based on the three-state switching cell and voltage multiplier cells. IEEE Transactions on Industrial Electronics, 60(10):4438-4449, Oct 2013. ISSN 0278-0046. doi: 10.1109/TIE.2012.2213555.
[83] Mustafa A Al-Saffar and Esam H Ismail. A high voltage ratio and low stress dc-dc converter with reduced input current ripple for fuel cell source. Renewable Energy, 82:35-43, 2015.
[84] Abbas A Fardoun, Esam H Ismail, Ahmad J Sabzali, and Mustafa A Al-Saffar. Bidirectional converter for high-efficiency fuel cell powertrain. Journal of Power Sources, 249:470-482, 2014.
[85] A. Alzahrani, P. Shamsi, and M. Ferdowsi. A novel non-isolated high-gain dc-dc boost converter. In 2017 North American Power Symposium (NAPS), pages 1-6, Sept 2017. doi: 10.1109/NAPS.2017.8107216.
[86] A. Alzahrani, P. Shamsi, and M. Ferdowsi. An interleaved non-isolated dc-dc boost converter with diode-capacitor cells. In 2017 IEEE 6th International Conference on Renewable Energy Research and Applications (ICRERA), pages 216-221, Nov 2017. doi: 10.1109/ICRERA.2017.8191269.
[87] Lukas Müller and Jonathan W Kimball. High gain dc-dc converter based on the cockcroft-walton multiplier. IEEE Transactions on Power Electronics, 31(9):64056415, 2016.
[88] B. P. Baddipadiga and M. Ferdowsi. A high-voltage-gain dc-dc converter based on modified dickson charge pump voltage multiplier. IEEE Transactions on Power Electronics, 32(10):7707-7715, Oct 2017. ISSN 0885-8993. doi: 10.1109/TPEL.2016.2594016.
[89] New hikari supercomputer starts solar hvdc. https://www.tacc.utexas.edu. (Accessed on 02/12/2018).
[90] M. E. Baran and N. R. Mahajan. Dc distribution for industrial systems: opportunities and challenges. IEEE Transactions on Industry Applications, 39(6):1596-1601, Nov 2003. ISSN 0093-9994. doi: 10.1109/TIA.2003.818969.
[91] J. G. Ciezki and R. W. Ashton. Selection and stability issues associated with a navy shipboard dc zonal electric distribution system. IEEE Transactions on Power Delivery, 15(2):665-669, Apr 2000. ISSN 0885-8977. doi: 10.1109/61.853002.
[92] A. Stupar, T. Friedli, J. Minibock, and J. W. Kolar. Towards a $99 \%$ efficient threephase buck-type pfc rectifier for $400-\mathrm{v}$ dc distribution systems. IEEE Transactions on Power Electronics, 27(4):1732-1744, April 2012. ISSN 0885-8993. doi: 10.1109/TPEL.2011.2166406.
[93] Y. Sato, Y. Tanaka, A. Fukui, M. Yamasaki, and H. Ohashi. Sic-sit circuit breakers with controllable interruption voltage for $400-\mathrm{v}$ dc distribution systems. IEEE Transactions on Power Electronics, 29(5):2597-2605, May 2014. ISSN 0885-8993. doi: 10.1109/TPEL.2013.2274464.
[94] M. Kasper, D. Bortis, T. Friedli, and J. W. Kolar. Classification and comparative evaluation of pv panel integrated dc-dc converter concepts. In Power Electronics and Motion Control Conference (EPE/PEMC), 2012 15th International, pages LS1e.4-1-LS1e.4-8, Sept 2012. doi: 10.1109/EPEPEMC.2012.6397403.
[95] F. L. Tofoli, D. d. C. Pereira, W. Josias de Paula, and D. d. S. Oliveira Júnior. Survey on non-isolated high-voltage step-up dc-dc topologies based on the boost converter. IET Power Electronics, 8(10):2044-2057, 2015. ISSN 1755-4535. doi: 10.1049/iet-pel.2014.0605.
[96] B. C. Barry, J. G. Hayes, and M. S. Ryłko. Ccm and dcm operation of the interleaved two-phase boost converter with discrete and coupled inductors. IEEE Transactions on Power Electronics, 30(12):6551-6567, Dec 2015. ISSN 0885-8993. doi: 10.1109/TPEL.2014.2386778.
[97] R. N. A. L. e Silva Aquino, F. L. Tofoli, P. P. Praca, D. d. S. Oliveira, and L. H. S. C. Barreto. Soft switching high-voltage gain dc-dc interleaved boost converter. IET Power Electronics, 8(1):120-129, 2015. ISSN 1755-4535. doi: 10.1049/ietpel.2014.0275.
[98] L. Huber and M. M. Jovanovic. A design approach for server power supplies for networking applications. In APEC 2000. Fifteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.00CH37058), volume 2, pages 11631169 vol.2, 2000. doi: 10.1109/APEC.2000.822834.
[99] Y. Gu, D. Zhang, X. Wu, and X. Zhang. Research on stability improvement of the cascaded dc-dc converters based on ac signal sampling control method. IEEE Transactions on Power Electronics, 33(5):4547-4559, May 2018. ISSN 0885-8993. doi: 10.1109/TPEL.2017.2724580.
[100] M. T. Zhang, Yimin Jiang, F. C. Lee, and M. M. Jovanovic. Single-phase three-level boost power factor correction converter. In Applied Power Electronics Conference and Exposition, 1995. APEC '95. Conference Proceedings 1995., Tenth Annual, number 0, pages 434-439 vol.1, Mar 1995. doi: 10.1109/APEC.1995.468984.
[101] H. C. Chen and W. J. Lin. Mppt and voltage balancing control with sensing only inductor current for photovoltaic-fed, three-level, boost-type converters. IEEE Transactions on Power Electronics, 29(1):29-35, Jan 2014. ISSN 0885-8993. doi: 10.1109/TPEL.2013.2262056.
[102] Y. Zhang, J. T. Sun, and Y. F. Wang. Hybrid boost three-level dc-dc converter with high voltage gain for photovoltaic generation systems. IEEE Transactions on Power Electronics, 28(8):3659-3664, Aug 2013. ISSN 0885-8993. doi: 10.1109/TPEL.2012.2229720.
[103] Q. M. Li and F. C. Lee. Design consideration of the active-clamp forward converter with current mode control during large-signal transient. IEEE Transactions on Power Electronics, 18(4):958-965, July 2003. ISSN 0885-8993. doi: 10.1109/TPEL.2003.813760.
[104] R. Ayyanar and N. Mohan. Novel soft-switching dc-dc converter with full zvsrange and reduced filter requirement. i. regulated-output applications. IEEE Transactions on Power Electronics, 16(2):184-192, Mar 2001. ISSN 0885-8993. doi: 10.1109/63.911142.
[105] K. C. Tseng and C. C. Huang. High step-up high-efficiency interleaved converter with voltage multiplier module for renewable energy system. IEEE Transactions on Industrial Electronics, 61(3):1311-1319, March 2014. ISSN 0278-0046. doi: 10.1109/TIE.2013.2261036.
[106] A. Abramovitz, T. Cheng, and K. Smedley. Analysis and design of forward converter with energy regenerative snubber. IEEE Transactions on Power Electronics, 25(3): 667-676, March 2010. ISSN 0885-8993. doi: 10.1109/TPEL.2009.2033275.
[107] G. Spiazzi, P. Mattavelli, and A. Costabeber. High step-up ratio flyback converter with active clamp and voltage multiplier. IEEE Transactions on Power Electronics, 26(11):3205-3214, Nov 2011. ISSN 0885-8993. doi: 10.1109/TPEL.2011.2134871.
[108] B. Axelrod, Y. Berkovich, and A. Ioinovici. Switched-capacitor/switched-inductor structures for getting transformerless hybrid dc-dc pwm converters. IEEE Transactions on Circuits and Systems I: Regular Papers, 55(2):687-696, March 2008. ISSN 1549-8328. doi: 10.1109/TCSI.2008.916403.
[109] Y. J. A. Alcazar, D. de Souza Oliveira, F. L. Tofoli, and R. P. Torrico-Bascopé. Dc-dc nonisolated boost converter based on the three-state switching cell and voltage multiplier cells. IEEE Transactions on Industrial Electronics, 60(10):4438-4449, Oct 2013. ISSN 0278-0046. doi: 10.1109/TIE.2012.2213555.
[110] J. C. Rosas-Caro, J. M. Ramirez, F. Z. Peng, and A. Valderrabano. A dc-dc multilevel boost converter. IET Power Electronics, 3(1):129-137, January 2010. ISSN 17554535. doi: 10.1049/iet-pel.2008.0253.
[111] B. Wu, S. Li, Y. Liu, and K. Ma Smedley. A new hybrid boosting converter for renewable energy applications. IEEE Transactions on Power Electronics, 31(2): 1203-1215, Feb 2016. ISSN 0885-8993. doi: 10.1109/TPEL.2015.2420994.
[112] B. Baddipadiga and M. Ferdowsi. A high-voltage-gain dc-dc converter based on modified dickson charge pump voltage multiplier. IEEE Transactions on Power Electronics, PP(99):1-1, 2016. ISSN 0885-8993. doi: 10.1109/TPEL.2016.2594016.
[113] V. A. K. Prabhala, P. Fajri, V. S. P. Gouribhatla, B. P. Baddipadiga, and M. Ferdowsi. A dc-dc converter with high voltage gain and two input boost stages. IEEE Transactions on Power Electronics, 31(6):4206-4215, June 2016. ISSN 0885-8993. doi: 10.1109/TPEL.2015.2476377.
[114] G. Palumbo and D. Pappalardo. Charge pump circuits: An overview on design strategies and topologies. IEEE Circuits and Systems Magazine, 10(1):31-45, First 2010. ISSN 1531-636X. doi: 10.1109/MCAS.2009.935695.
[115] Y. Lei, R. May, and R. Pilawa-Podgurski. Split-phase control: Achieving complete soft-charging operation of a dickson switched-capacitor converter. IEEE Transactions on Power Electronics, 31(1):770-782, Jan 2016. ISSN 0885-8993. doi: 10.1109/TPEL.2015.2403715.
[116] A. Alzahrani, P. Shamsi, and M. Ferdowsi. Analysis and design of bipolar dickson dc-dc converter. In 2017 IEEE Power and Energy Conference at Illinois (PECI), pages 1-6, Feb 2017. doi: 10.1109/PECI.2017.7935733.
[117] A. Alzahrani, P. Shamsi, and M. Ferdowsi. Boost converter with bipolar dickson voltage multiplier cells. In 2017 IEEE 6th International Conference on Renewable Energy Research and Applications (ICRERA), pages 228-233, Nov 2017. doi: 10.1109/ICRERA.2017.8191271.
[118] I. G. Hansen and G. R. Sundberg. Space station $20-k h z$ power management and distribution system. In 1986 17th Annual IEEE Power Electronics Specialists Conference, pages 676-683, June 1986. doi: 10.1109/PESC.1986.7415623.
[119] A. Alzahrani, P. Shamsi, and M. Ferdowsi. A novel interleaved non-isolated high-gain dc-dc boost converter with greinacher voltage multiplier cells. In 2017 IEEE 6th International Conference on Renewable Energy Research and Applications (ICRERA), pages 222-227, Nov 2017. doi: 10.1109/ICRERA.2017.8191270.
[120] C. T. Pan, C. F. Chuang, and C. C. Chu. A novel transformer-less adaptable voltage quadrupler dc converter with low switch voltage stress. IEEE Transactions on Power Electronics, 29(9):4787-4796, Sept 2014. ISSN 0885-8993. doi: 10.1109/TPEL.2013.2287020.
[121] Y. Xiong, S. Sun, H. Jia, P. Shea, and Z. John Shen. New physical insights on power mosfet switching losses. IEEE Transactions on Power Electronics, 24(2):525-531, Feb 2009. ISSN 0885-8993. doi: 10.1109/TPEL.2008.2006567.
[122] S. D. Johnson, A. F. Witulski, and R. W. Erickson. Comparison of resonant topologies in high-voltage dc applications. IEEE Transactions on Aerospace and Electronic Systems, 24(3):263-274, May 1988. ISSN 0018-9251. doi: 10.1109/7.192094.
[123] A. Chub, D. Vinnikov, F. Blaabjerg, and F. Z. Peng. A review of galvanically isolated impedance-source dc-dc converters. IEEE Transactions on Power Electronics, 31 (4):2808-2828, April 2016. ISSN 0885-8993. doi: 10.1109/TPEL.2015.2453128.

## VITA

Ahmad Saeed Y. Alzahrani was born in Albaha, KSA. He received the B.S. degree from the Department of Electrical Engineering, Umm Al-Qura University, Makkah, KSA, in 2009, and the M.S. degree from the Department of Electrical and Computer Engineering, University of Denver, Denver, CO, USA, in 2013. He received his the Ph.D. degree in electrical engineering with the Missouri University of Science and Technology, Rolla, MO, USA, in December 2018. Following the completion of his Ph.D., he worked as an assistant professor in the Electrical Engineering Department at Najran University.

