Library and
Learning Resources

# Two new families of high-gain DC-DC power electronic converters for DC-microgrids 

Venkata Anand Kishore Prabhala

Follow this and additional works at: https://scholarsmine.mst.edu/doctoral_dissertations
Part of the Electrical and Computer Engineering Commons
Department: Electrical and Computer Engineering

## Recommended Citation

Prabhala, Venkata Anand Kishore, "Two new families of high-gain DC-DC power electronic converters for DC-microgrids" (2014). Doctoral Dissertations. 2577.
https://scholarsmine.mst.edu/doctoral_dissertations/2577

This thesis is brought to you by Scholars' Mine, a service of the Missouri S\&T Library and Learning Resources. This work is protected by U. S. Copyright Law. Unauthorized use including reproduction for redistribution requires the permission of the copyright holder. For more information, please contact scholarsmine@mst.edu.
by

# VENKATA ANAND KISHORE PRABHALA 

## A DISSERTATION

Presented to the Faculty of the Graduate School of the MISSOURI UNIVERSITY OF SCIENCE AND TECHNOLOGY

In Partial Fulfillment of the Requirements for the Degree

## DOCTOR OF PHILOSOPHY

in

## ELECTRICAL ENGINEERING

2014

Approved by

Mehdi Ferdowsi, Advisor
Mariesa L. Crow
Jonathan W. Kimball
Yahong Rosa Zheng
Akim Adekpedjou
© 2014
Venkata Anand Kishore Prabhala All Rights Reserved

## PUBLICATION DISSERTATION OPTION

This dissertation consists of the following three articles:

Paper I, Pages 11-30, "DC Distribution Systems - An Overview," to be submitted in IEEE Power and Energy Magazine.

Paper II, Pages 31-66, "A Multiport DC-DC Converter with High Voltage Gain," submitted to IEEE Transactions on Power Electronics.

Paper III, Pages 67-106, "A High Voltage Gain Bidirectional DC-DC Converter," submitted to IEEE Transactions on Power Electronics.


#### Abstract

Distributing the electric power in dc form is an appealing solution in many applications such as telecommunications, data centers, commercial buildings, and microgrids. A high gain dc-dc power electronic converter can be used to individually link low-voltage elements such as solar panels, fuel cells, and batteries to the dc voltage bus which is usually 400 volts. This way, it is not required to put such elements in a series string to build up their voltages. Consequently, each element can function at it optimal operating point regardless of the other elements in the system. In this dissertation, first a comparative study of dc microgrid architectures and their advantages over their ac counterparts is presented. Voltage level selection of dc distribution systems is discussed from the cost, reliability, efficiency, and safety standpoints. Next, a new family of nonisolated high-voltage-gain dc-dc power electronic converters with unidirectional power flow is introduced. This family of converters benefits from a low voltage stress across its switches. The proposed topologies are versatile as they can be utilized as single-input or double-input power converters. In either case, they draw continuous currents from their sources. Lastly, a bidirectional high-voltage-gain dc-dc power electronic converter is proposed. This converter is comprised of a bidirectional boost converter which feeds a switched-capacitor architecture. The switched-capacitor stage suggested here has several advantages over the existing approaches. For example, it benefits from a higher voltage gain while it uses less number of capacitors. The proposed converters are highly efficient and modular. The operating modes, dc voltage gain, and design procedure for each converter are discussed in details. Hardware prototypes have been developed in the lab. The results obtained from the hardware agree with those of the simulation models.


## ACKNOWLEDGEMENTS

First and foremost I offer my sincerest gratitude to my advisor, Dr. Mehdi Ferdowsi, who has supported me throughout my research with his patience and knowledge. It has been a great experience to work under his guidance and I attribute the level of my Ph.D. degree to his encouragement and effort. I simply could not wish for a better or friendlier supervisor.

I would also like to thank Dr. Mariesa L. Crow, Dr. Jonathan W. Kimball, Dr. Yahong R. Zheng, and Dr. Akim Adekpedjou for serving on my committee and for being such a great source of inspiration. Especially Dr. Kimball for all the guidance and help he provided me during my research work. I am grateful to the Department Secretary Mrs. Matlock Joni for always being there and taking care of all the formalities.

I would like to thank my project partners Poria Fajri, Bhanu Baddipadiga and Venkat Sai Gouribhatla for their valuable contribution towards the thesis. I would also like to thank my friends and my roommates Darshit, Huawei, Stephen, Darren, Jake, Lukas, Rashid, Shashank, Arpit, Manish, Sahil, Aditi, and Vishal for their constant support and help.

I dedicate my dissertation to my father Prabhala Narasimham Murty and mother Prabhala Vijaya Lakshmi and my late grandparents Prabhala Venkata Narasimham and Prabhala Kameswari. They have taught me the importance of education and supported all my endeavors. I would like to thank my wife Deepti for being a constant source of support and encouragement. I would also like to thank my brother Prabhala Ravi Prasad and sister Prabhala Ratna Kameswari for being part of my support system. I would like to thank all my friends and well-wishers for their love and blessings.

## TABLE OF CONTENTS

Page
PUBLICATION DISSERTATION OPTION ..... iii
ABSTRACT ..... iv
ACKNOWLEDGMENTS ..... v
LIST OF ILLUSTRATIONS ..... viii
LIST OF TABLES ..... xi
SECTION

1. INTRODUCTION ..... 1
1.1. REVIEW OF EXISTING DC-DC TOPOLOGIES ..... 3
1.1.1. Conventional Non-Isolated Converters ..... 3
1.1.2. Conventional Isolated Converters ..... 5
1.1.3. Tapped-Inductor Boost Converter ..... 6
1.1.4. Interleaved Coupled Inductor Boost Converter ..... 7
1.1.5. Interleaved Boost Converter with Diode-Capacitor Voltage Multipliers ..... 8
1.2. RESEARCH CONTRIBUTION ..... 10
PAPER
I. DC DISTRIBUTION SYSTEMS - AN OVERVIEW ..... 11
Abstract ..... 11
I. Introduction ..... 11
II. Power Architecture and Voltage Levels ..... 13
III. Reliability ..... 21
IV. Cost ..... 23
V. Safety and Protection ..... 24
VI. Efficiency Improvement ..... 26
VII. CONCLUSION ..... 27
REFERENCES ..... 27
II. A MULTIPORT DC-DC CONVERTER WITH HIGH VOLTAGE GAIN ..... 31
Abstract ..... 31
I. InTRODUCTION ..... 31
II. Topology Introduction and Modes of Operation ..... 34
A. Mode-I ..... 36
B. Mode-II ..... 37
C. Mode-III ..... 38
III. Voltage Gain of the Converter ..... 39
IV. Component Selection and Simulation Results ..... 45
V. Experimental Results ..... 56
VI. CONCLUSION ..... 62
References. ..... 63
III. A HIGH VOLTAGE GAIN BIDIRECTIONAL DC-DC CONVERTER ..... 67
Abstract ..... 67
I. Introduction ..... 67
II. Modified Multiphase Voltage Doublers ..... 70
A. Mode-I, III, V, VII. ..... 75
B. Mode-II, VI ..... 76
C. Mode-IV. ..... 77
D. Mode-VIII ..... 77
III. Output Impedance of MMPVDs ..... 79
IV. Bidirectional MMPVDs ..... 85
V. Component Selection for MMPVDs ..... 86
A. Frequency Selection ..... 86
B. Capacitor Selection ..... 87
C. MOSFET Selection ..... 90
VI. Bidirectional Converter for Microgrid Applications ..... 92
VII. EXPERIMENTAL RESULTS ..... 93
VIII. CONCLUSION ..... 102
REFERENCES ..... 103
SECTION
2. CONCLUSION ..... 107
REFERENCES ..... 109
VITA ..... 112

## LIST OF ILLUSTRATIONS

Figure Page
1.1. Microgrids for interfacing multiple energy sources. ..... 2
1.2. Conventional boost converter. ..... 4
1.3. Conventional buck-boost converter ..... 4
1.4. Flyback converter. ..... 5
1.5. Tapped inductor boost converter. ..... 6
1.6. Interleaved coupled inductor boost converter. ..... 7
1.7. Interleaved coupled inductor boost converter with voltage multiplier. ..... 8
1.8. Interleaved boost with Cockcroft-Walton voltage multiplier. ..... 9
1.9. Multiphase converter with diode-capacitor voltage multiplier cells ..... 9
PAPER I

1. Conventional 480Vac architecture. ..... 14
2. Rack-level dc architecture ..... 15
3. Facility-level dc architecture ..... 15
4. Ac nano grid for residential homes ..... 17
5. Dc nano grid for residential homes ..... 18
$6 . ~ \pm 110 \mathrm{~V}$ dc power system for residential homes ..... 20
6. DC bus voltage level selection. ..... 21
7. Cost breakdown of 48 Vdc and 270 Vdc systems. ..... 24
8. Configuration of plug and socket outlet for a dc system [36] ..... 25
9. 380 Vdc power delivery architecture for server applications ..... 26
PAPER II
10. High gain dc-dc converter in dc-microgrid system. ..... 32
11. Proposed high gain dc-dc converter with four VM stages ..... 35
12. Switching signals for the input boost stage for the proposed converter. ..... 35
13. Mode-I of operation for the proposed converter with four VM stages. ..... 36
14. Mode-II of operation for the proposed converter with four VM stages. ..... 37
15. Mode-III of operation for the proposed converter with four VM stages ..... 38
16. Proposed converter with $N$ number of VM stages ..... 41
17. Alternative to the proposed converter with $N$ number of VM stages. ..... 42
18. Combined topology with single VM stage. ..... 43
19. Combined topology with $N$ number of VM stages. ..... 44
11(a). Inductors currents for odd number of VM stages. ..... 46
11(b). Inductors currents for even number of VM stages. ..... 46
12(a). Switch current for odd number of VM stages. ..... 49
12(b). Switch current for even number of VM stages. ..... 50
20. Switch and diode currents for the proposed converter with four VM stages ..... 51
21. Diode voltages for odd and even number of VM stages. ..... 53
15(a). Output diode voltage for odd number of VM stages. ..... 54
15(b). Output diode voltage for even number of VM stages. ..... 54
22. Efficiency of the proposed converter with interleaved input and four VM stages. ..... 60
23. Inductor current waveforms at 200 W output power ..... 60
24. Voltage stresses on the boost switches. ..... 61
25. Voltage waveform across diode $D_{4}$ ..... 61
26. Voltage waveform across output diode $D_{\text {out }}$. ..... 62
PAPER III
27. High gain bidirectional dc-dc converter in dc-microgrid system. ..... 68
28. TPSC voltage doubler. ..... 70
29. $n$-stage TPSC voltage doubler. ..... 71
30. $n$-stage multiphase voltage doubler. ..... 72
31. Proposed $n$-stage modified multiphase voltage doubler (MMPVD). ..... 72
32. Voltage gain of MMPVD and Fibonacci converters. ..... 73
33. 3-stage MMPVD circuit. ..... 74
34. Switching scheme for 3-stage MMPVD. ..... 74
35. Equivalent circuit for modes-I, III, V, VII of MMPVD operation. ..... 76
36. Equivalent circuit for modes-II, VI of MMPVD operation. ..... 76
37. Equivalent circuit for mode-IV of MMPVD operation. ..... 77
38. Equivalent circuit for mode-VIII of MMPVD operation ..... 78
39. Ideal SC converter model ..... 80
40. Output impedance of the proposed MMPVD. ..... 84
41. Two quadrant current bidirectional switch. ..... 86
42. Bidirectional MMPVD ..... 86
43. MMPVD voltage gain vs capacitance ..... 88
44. Normalized total energy $E_{\text {tot-norm }}$ delivered by the capacitors vs voltage gain ..... 89
45. Voltage across switches $S_{2}, S_{5}$, and $S_{8}$ of 3-stage MMPVD ..... 91
46. MMPVD voltage gain vs switch on time resistance $R_{o}$ ..... 91
47. Proposed bidirectional converter. ..... 92
48. Simulated voltage gains of the MMPVD stage for different frequencies ..... 95
49. Measured voltage gain of the MMPVD stage ..... 96
50. Voltage waveform across switch $S_{2}$ ..... 97
51. Voltage waveform across switch $S_{5}$ ..... 97
52. Voltage waveform across switch $S_{8}$ ..... 98
53. Boost stage inductor current $i_{L B}$, input voltage $v_{B A T T}$, and output voltage $v_{C B}$ waveforms in forward power flow ..... 99
54. MMPVD input voltage $v_{C B}$ and capacitor voltages $v_{C 1}, v_{C 2}$, and $v_{C 3}$ waveforms in forward power flow. ..... 99
55. MMPVD input voltage $v_{D C}$ and capacitor voltages $v_{C 1}, v_{C 2}$, and $v_{C 3}$ waveforms in reverse power flow ..... 100
56. Buck stage inductor current $i_{L B}$, input voltage $v_{C B}$, and output voltage $v_{B A T T}$ waveforms in reverse power flow ..... 101
57. Measured efficiency of the proposed bidirectional converter. ..... 102

## LIST OF TABLES

Table ..... Page
PAPER II
I. Component List for the Experimental Prototype. ..... 56
II. Conduction Losses for the Proposed Converter at 400 W Output Power ..... 58
PAPER III
I. Number of Devices Required for Voltage Gain $M_{V}=8$ ..... 75
II. Different Gains of MMPVD ..... 79
III. Component List for the Experimental Prototype ..... 94

## 1. INTRODUCTION

With increasing costs of energy from traditional fossil fuel and conventional energy sources, it is becoming imperative to integrate distributed energy resources (DERs) (renewable energy sources like solar, wind, etc.) and distributed energy storage systems (DESS). There are many advantages of renewable energy sources as they provide a much cleaner alternative to fossil fuels with low or no carbon footprint and they are not depleted. However, these sources are intermittent and unreliable thus limiting the optimal utilization of these sources. The concept of microgrid (shown in Figure 1.1) was introduced to help integrate DERs and DESS, therefore, improving the resilience, reliability, and efficiency of the electric grid to any contingencies. The U.S. Department of Energy (DOE) defines a microgrid as, "A microgrid is a group of interconnected loads and distributed energy resources within clearly defined electrical boundaries that acts as a single controllable entity with respect to the grid and that connects and disconnects from such grid to enable it to operate in both grid-connected or 'island' mode".


Figure 1.1. Microgrids for interfacing multiple energy sources.

Microgrids can have economic benefits as costs can be reduced by increasing the efficiency of the system. Generally, in dc microgrid systems, renewable energy sources like solar and energy storage systems such as battery systems are low voltage sources which are interfaced with a $400-$ Vdc bus using dc-dc power electronic converters. High-voltage-gain dc-dc converters can be used to link these renewable energy sources and energy storage systems to the dc bus efficiently thus improving the overall system efficiency. Since solar panels and battery cells have low output voltage, in the conventional approach, several panels/cells have to be connected in series to get higher voltages. Therefore, mismatch in any solar panel or battery cell would affect the output power of the whole string and failure of any one panel/cell would result in the failure of
the entire string. Furthermore, system reliability is improved by individually linking the solar panel or battery cell with the $400-\mathrm{Vdc}$ bus.

### 1.1. REVIEW OF EXISTING DC-DC TOPOLOGIES

1.1.1. Conventional Non-Isolated Converters. Non-isolated dc-dc converters like buck-boost and boost converters, as shown in Figures 1.2 and 1.3 respectively, are generally used to get output voltages greater than the input source voltage. From (1.1) and (1.2), it can be observed that large duty ratios are required for achieving high voltage gains. Therefore, converter efficiency gets affected due to large input current and high output voltage. Large input currents are due to low input voltage and would result in higher conduction losses in the switch. Therefore, MOSFETs with low $R_{D S(o n)}$ should be used. Since the peak blocking voltage of the switch is equal to the high output voltage, MOSFETs sustaining such high voltages have high $R_{D S(o n)}$. Therefore, the conduction losses in the MOSFETs are also high. Furthermore, there is a severe reverse recovery problem in the output diode of these converters due to the high output voltage and large pulse currents due to large switch duty ratios. Therefore, conventional non-isolated converters are not an efficient solution for achieving high voltage gains. Moreover, cascading these converters to achieve high gains would decrease the efficiency and increase the cost.

$$
\begin{align*}
& \frac{V_{\text {out }}}{V_{\text {in }}}=\frac{1}{1-d}  \tag{1.1}\\
& \frac{V_{\text {out }}}{V_{\text {in }}}=\frac{d}{1-d} \tag{1.2}
\end{align*}
$$

where $d$ is the duty ratio of switch $S$.


Figure 1.2. Conventional boost converter.


Figure 1.3. Conventional buck-boost converter.
1.1.2. Conventional Isolated Converters. Isolated converters like flyback converters, as shown in Figure 1.4, can be used to achieve large voltage conversion ratios. In a flyback converter, coupled inductors are used to transfer energy to the output and large voltage gains given by (1.3) which can be achieved by selecting higher turns ratio. Leakage inductance increases with increasing winding turns resulting in increased voltage stresses across the switch. Therefore, active clamping techniques are required which makes the design complicated. Moreover, the input current is not continuous, which is not ideal for solar applications.

$$
\begin{equation*}
\frac{V_{\text {out }}}{V_{\text {in }}}=\frac{N_{2}}{N_{1}} \frac{d}{1-d} \tag{1.3}
\end{equation*}
$$

where $d$ is the duty ratio of switch $S$ and $N_{2} / N_{1}$ is secondary to primary turns ratio.


Figure 1.4. Flyback converter.
1.1.3. Tapped-Inductor Boost Converter. The tapped-inductor boost converter shown in Figure 1.5 is an extension to the normal boost converter [1]. Similar to the flyback converter, a coupled inductor is used to transfer energy from the input to the output. High voltage gains given by (1.4) can be achieved by using appropriate turns ratio. However, voltage spikes appear across the switch due to the leakage inductance, hence clamping techniques are used to reduce the voltage stresses across the switch. Furthermore, the input current is not smooth and has large input current ripple which is unsuitable for solar applications.

$$
\begin{equation*}
\frac{V_{\text {out }}}{V_{\text {in }}}=\frac{1}{1-d}+\frac{N_{2}}{N_{1}} \frac{d}{1-d} \tag{1.4}
\end{equation*}
$$

where $d$ is the duty ratio of switch $S$ and $N_{2} / N_{1}$ is secondary to primary turns ratio.


Figure 1.5. Tapped inductor boost converter.
1.1.4. Interleaved Coupled Inductor Boost Converter. Dc-dc converters derived from boost topologies have continuous input currents which are particularly useful for renewable energy applications such as solar. Several interleaved coupled inductor boost topologies have been proposed in [2-19], which have continuous input current. From Figures 1.6 and 1.7, it can be seen that high gains given by (1.5) can be achieved by keeping the coupled inductors in backward polarity and voltage multiplier cells can be used to achieve higher gains given by (1.6). The main disadvantage of these topologies is that there are voltage spikes across the switches due to the leakage inductance. Therefore, several active clamping techniques have been suggested which makes the design complicated.

$$
\begin{gather*}
\frac{V_{\text {out }}}{V_{\text {in }}}=\left(\frac{N_{2}}{N_{1}}+1\right) \frac{1}{1-d}  \tag{1.5}\\
\frac{V_{\text {out }}}{V_{\text {in }}}=\left(2 \frac{N_{2}}{N_{1}}+1\right) \frac{1}{1-d} \tag{1.6}
\end{gather*}
$$

where $d$ is the duty ratio of switch $S$ and $N_{2} / N_{1}$ is secondary to primary turns ratio.


Figure 1.6. Interleaved coupled inductor boost converter.


Figure 1.7. Interleaved coupled inductor boost converter with voltage multiplier.

### 1.1.5. Interleaved Boost Converter with Diode-Capacitor Voltage Multipliers.

Interleaved boost converters with several diode-capacitor voltage multiplier stages cascaded together to boost up the voltage have been proposed in [20-25]. They have low input current ripple and have low voltage stresses across the switches. Figure 1.8 shows the interleaved boost converter with Cockcroft-Walton voltage multiplier. The output impedance of the Cockcroft-Walton based converters increases rapidly with the number of multiplying stages [23, 24, 26]. The efficiency and the output voltage regulation depend on the output impedance; therefore, for high gains the converter efficiency would be reduced.

Similarly, a multiphase converter is introduced in [20-22] based on integrating the diode-capacitor voltage multiplier cells (shown in Figure 1.9) with the interleaved boost converter. The static gain of the converter is determined by the number of multiplier stages and duty ratio of the switches of the interleaved boost stage. The voltage conversion ratio for both the topologies for $N$ number of multiplier stages is given by

$$
\begin{equation*}
\frac{V_{\text {out }}}{V_{\text {in }}}=\frac{(2 N+1)}{1-d} \tag{1.7}
\end{equation*}
$$

where $d$ is the duty ratio of switch $S$. It can be observed that this topology has more number of diodes and capacitors which can affect the efficiency of the power stage. Therefore, it is important to have voltage multiplier stages with reduced number of diodes and capacitors. Moreover, it is also important to have voltage multiplier stages that have lower output impedance which would improve the efficiency and the output voltage regulation of the converter.


Figure 1.8. Interleaved boost with Cockcroft-Walton voltage multiplier.


Figure 1.9. Multiphase converter with diodecapacitor voltage multiplier cells.

### 1.2. RESEARCH CONTRIBUTION

In this dissertation, paper I gives a brief overview of different power distribution architectures which include both ac and dc distribution systems for different voltage levels. Dc bus voltage level selection has also been discussed. Furthermore, it discusses the reliability and cost, safety and protection, and efficiency of dc distribution systems.

In paper II, a multiport unidirectional high-voltage-gain dc-dc converter topology is proposed which can easily achieve a gain of 20 while benefiting from a continuous input current. Such a converter can individually link a PV panel to a $400-\mathrm{Vdc}$ bus. Different modes of operation have been explained and the voltage gain of the converter is derived. An alternative topology along with its combined variant has also been introduced. Furthermore, current and voltage stresses required for component selection and loss calculations along with simulation results are provided. Experimental results validating the converter operation are also provided.

Finally in paper III, a novel SC converter with multiphase switching scheme is introduced and different modes of operation are explained. The output impedance of the proposed SC converter is derived. Switch realization for bidirectional operation and design guidelines for component selection has also been provided. A bidirectional dc-dc converter for dc microgrid applications has been proposed. The experimental results for the prototype converter are provided for both directions of power flow.

## PAPER

## I. DC DISTRIBUTION SYSTEMS - AN OVERVIEW

Abstract-This paper examines the existing and future dc distribution systems which has wide range of applications in data centers, telecommunication systems, residential homes, space crafts, electric vehicles, and aircrafts. The advantages and disadvantages of a de distribution system are compared against their ac counterpart. Several dc distribution architectures are presented. Dc distribution systems are discussed from the cost, reliability, efficiency, and safety standpoints.

## I. Introduction

The growing need for highly reliable power supply for critical applications like in hospitals, data centers, telecommunication systems, and semiconductor industry necessitated extensive use of power electronic converters (PEC). These converters improve the system reliability, controllability, efficiency, cost, safety and size of the system. PECs have been extensively incorporated in the power system of electric cars, aircrafts, ships, and space stations [1-8]. Also, interfacing different sources of energy (renewable energy sources like wind and solar) and energy storage systems (batteries and ultra-capacitors) is done with PECs. So the power distribution system should be designed in a way to have all the aforementioned characteristics. The system architecture, energy flow control, protection, and power quality become very important.

Recent developments in the renewable energy technology and increased penetration of the distributed energy sources are prompting renewed interest in the dc distribution systems. The dc power distribution system was first proposed for lighting purposes and patented by Edison [9] in 1883. Sprague proposed an ac distribution system in 1886 [10] that eventually became popular and universally adopted for electric power distribution. Telecommunication systems and datacenters are one of the few surviving examples of dc distribution systems. They are low voltage ( 48 Vdc ) and low load power systems that have characteristics similar to a conventional de distribution system. Increased load levels would entail increased voltage levels for better system efficiency, reliability, and cost. In addition, the system should be able to fully utilize all the energy sources and should have the flexibility for future expansion.

In case of residential applications, a dc microgrid (or nanogrid) structure is used for dc buildings which are higher voltage dc systems. In this paper, a comparative study has been presented for selecting an optimum dc bus voltage level that would improve the system efficiency and reliability. Authors in [11-17], show different power delivery architectures for both ac and dc systems with different voltage levels. Ideally, power delivery architecture should provide power at low cost and should maximize the efficiency. It should also be reliable to supply critical and sensitive loads as uninterrupted power is necessary for applications such as data centers. Moreover, there should be room for further expansion as and when necessary. In [18-24], authors propose new topologies for power electronic converters with high efficiency and high power density that can be used to improve the overall efficiency of the distribution system.

## II. Power Architecture and Voltage Levels

The factors that affect the selection of power delivery architectures are mainly voltage levels, energy, quality of power required by the load, overall life, utility ratio, overall costs, and efficiency. For example, telecommunication loads require low voltage and high quality power supplied reliably to them. Moreover, it should be flexible enough to expand and integrate new sources of energy. Low voltage dc systems for telecom and datacenter applications operate at 48 Vdc . It has at least three conversion stages from the ac input to the load and hence results in lower system efficiency. In [25-33], different voltage levels for the dc bus have been proposed based on efficiency, reliability, and cost considerations.

In [11] and [12], three different power architectures namely conventional ac architecture, rack-level dc architecture, and facility-level dc architecture used in data and telecom centers have been described. Conventional dc system architecture for datacenter applications has a medium voltage transformer that steps down the utility voltage to 480 Vac (shown in Figure 1). The uninterruptible power supply (UPS) unit supplies power to the power distribution unit (PDU) which steps down the voltage to 208 Vac. The voltage is stepped down to keep it in the input range of the power supply unit (PSU) of the server. It can be observed that there are several conversion stages which include the double conversion stage of the UPS where the input ac voltage is converted to dc where the energy storage system is connected, again it is converted back to ac which is stepped down to 208 Vac using a transformer. This ac voltage is converted to a dc voltage in the range of $380 \mathrm{~V}-400 \mathrm{~V}$ in the PSU. Isolated dc-dc converters are used to step down voltages for further distribution to loads. The overall system efficiency without any
redundancy when operated in high load condition is typically around $50 \%$. The system efficiency can be increased to $70 \%$ by using high efficiency and high power density components with increase in component costs.


Figure 1. Conventional 480Vac architecture.

In the rack-level dc architecture (shown in Figure 2) the ac-dc converter is moved from the PSU of the server to the rack, thus reducing the cooling requirement for the servers. The server volume is thus reduced and the whole consolidated rack has higher power density and improved light load efficiency. Since the number of conversion stages is the same as the conventional ac architecture, the overall system efficiency is not expected to improve any further. If the dc voltage is increased from 48 V to $380-400 \mathrm{~V}$, then the system efficiency can be slightly increased by using non-isolated and more efficient ac-dc converter.


Figure 2. Rack-level dc architecture.

In the facility-level dc architecture as shown in Figure 3, the dc-ac conversion stage in the UPS and the ac-dc conversion stage in the PSU of the server are removed. Again the transformer in the PDU is also not required. Since the number of conversion stages are reduced, the power delivery efficiency is increased significantly. The efficiency can be further increased by using higher dc voltages. The copper losses are higher for a 48 Vdc system compared to $380 \mathrm{~V} / 400 \mathrm{~V}$ dc system. Low voltage systems have to distribute power at high currents which limit the efficiency of the system.


Figure 3. Facility-level dc architecture.

For residential buildings and homes, the so called ac and dc nanogrid architectures can be used where the renewable energy sources and storage systems are integrated along with the existing power grid [14]. It has been envisioned that future homes would be self-sustainable with a mix of renewable and alternative energy sources like wind, solar, generators, micro-turbines, and batteries along with the utility grid. Figure 4 shows one such ac nanogrid architecture for residential applications where plug in hybrid electric vehicles (PHEVs) are also going to be part of the scheme in the near future. It will have an energy control center (ECC) that would monitor the power flow and would communicate with the utility grid for energy trading that would eventually reduce the cost of energy by reducing the energy consumption from the utility grid during peak hours. It will also have smart metering and can remotely control the breakers.


Figure 4. Ac nano grid for residential homes.


Figure 5. Dc nano grid for residential homes.

Another architecture that has been reported extensively is the dc nanogrid (shown in Figure 5) architecture for homes and future buildings [14]. Dc systems have inherent advantages over ac system like high overall efficiency, easier integration of renewable energy sources and energy storage systems. Moreover there is no reactive power and frequency stabilization issues which results in reduced copper losses. Many loads like LED lighting systems, consumer electronics, and appliances using variable speed motor drives can be easily powered by dc distribution systems.

In dc distribution systems, the dc voltage level should be selected to maximize the efficiency and reliability and to reduce the costs and increase the flexibility of the system for future expansion. Conventional dc distribution systems for telecom and data centers operate at 48 Vdc . Higher system voltages is preferred for the aforementioned factors but there are challenges like safety and protection that can lead to fire hazards. Again reliability of system is also affected as the voltage and current stresses are increased on the components as it increases the risk of component failure.

In [27], it has been reported that Telecom New Zealand deployed a 220 Vdc system to replace the existing 50 Vdc system for increased power capacity. The new system has reportedly reduced the installation costs and copper costs. The proposed system uses $30-40 \%$ smaller batteries and maximizes available floor space. In [32], for a 220 V single-phase supply or 380 V three-phase system, the dc bus is chosen $\pm 110 \mathrm{~V}$ with a grounded center tap as shown in Figure 6. The dc bus voltages are selected such that the existing electric appliances can be used in the proposed dc system with little modifications.

In [33], the $(\mathrm{DC})^{2}$ concept has been introduced for dc integrated data centers which has higher efficiency and reliability compared to ac systems. The distribution bus voltage of the proposed system is in the range of $500-550 \mathrm{Vdc}$ with distributed energy sources that increase the reliability of the system. The improved efficiency decreases the power required for the cooling systems and hence there is $21 \%$ savings in total energy consumption compared to ac systems.


Figure $6 . \pm 110 \mathrm{~V}$ dc power system for residential homes.

Studies show that the dc voltage level of 380 V is an ideal voltage considering the number of battery cells that are required to be connected for energy storage system, availability of components with suitable ratings, and in terms of safety (see Figure 7). Electric Power Research Institute (EPRI) demonstrated a prototype 380 Vdc system that has 7\% improved efficiency compared to the state-of-the-art ac power distribution [34].


Figure 7. DC bus voltage level selection.

## III. ReLiability

The reliability of a dc system depends on its system architecture and redundancies resulting in component failure. Increasing the system voltage adversely affects the voltage and current stresses experienced by the switching components and thereby reducing the reliability of the system. Switching components like MOSFETs and diodes should always be operated within their safe operating area. Hence they are selected
considering a factor of safety so that there are enough margins to take care of the voltage and current transients, which may result in the failure of these components. If the operating voltages/currents are more than its rating during transients, the electrical stress on the component will lead to breakdown and result in its failure.

It has been observed that an increase in the main bus voltage reduces the life of the capacitors [35]. The lifetime of electrolytic capacitors is calculated using

$$
\begin{equation*}
L=L_{0} \times M_{v} \times 2^{\left(\frac{T_{\text {core } \text { max }}-T_{\text {core }}}{10}\right)} \tag{1}
\end{equation*}
$$

where, $L$ is the lifetime (hours), $L_{0}$ is the base lifetime at maximum core temperature (hours), $T_{\text {core }}$ and $T_{\text {core, max }}$ are the normal and maximum operating temperatures of the core respectively ( ${ }^{\circ} \mathrm{C}$ ), and $M_{v}$ is the voltage multiplier, which is the ratio of applied dc voltage to the rated dc voltage. When capacitors are subjected to higher stress levels, the core temperature is close to its maximum temperature which causes degradation and results in reduced life of the capacitor. DC systems with higher voltages require smaller capacitances because for the same amount of power the capacitance is inversely proportional to the square of voltage. Thus capacitors are selected with sufficient voltage ratings to account for increase in the dc bus voltage without reducing the reliability of the system. Also, series-parallel combination of capacitors can be employed to improve system reliability.

If batteries are used for energy storage system, a more number of battery cells is required to be connected in series to attain the required voltage. This leads to reduced system reliability as failure in any one cell in the string of cells would result in failure of the whole battery pack.

## IV. CosT

Higher dc bus voltage improves the system efficiency thus reducing the operational costs of the system. The amount of copper required to limit the copper losses decreases with increasing voltage, and is inversely proportional to the square of the voltage. Thus the copper costs are reduced as conductors with smaller cross-sectional areas can be used. The cabling and installation costs are reduced as the conductors are flexible and easy to lay. Conductor costs may be between 10 to $15 \%$ of the total hardware cost and the savings associated by increasing the dc bus voltage can represent less than $5 \%$ of the total hardware costs [28]. Higher voltages require elaborate protection schemes which require costly fusing, wiring and non-standard connectors that can offset the savings. Again the capacitors required should also have higher voltage ratings which are expensive. Thus these design factors cause some offset in the savings.

In [28], it has been shown that the cost of a 270 Vdc system is $15 \%$ lower than that of a 48 Vdc system. Due to lower number of conversion stages, the equipment cost is reduced. Again, the cabling costs are also lower compared to the 48 Vdc system since smaller diameter wires are used. The battery cost is higher for the 270 Vdc system since more number of cells are connected in series. The cost breakdown for a 30 kW 270 Vdc and a 48 V dc system is shown in Figure 8.


Figure 8. Cost breakdown of 48 Vdc and 270 Vdc systems.

## V. Safety and Protection

Dc distribution system protection is different from that of an ac system as it is difficult to break a dc current compared to an ac current. Protection devices like circuit breakers and fuses for both the ac and dc systems are similar. In case of dc systems, they have to withstand more stresses because of the persistent nature of the arc while breaking a dc current. For dc buildings and residential applications, circuit breakers can be used instead of fuses as it can be reset when the fault is cleared. Again the voltage and current rating of the circuit breaker is lower for a dc system compared to an ac system. Same components can be used for protection both on the ac and the dc side. In addition, in the event of short circuits, individual converters will have the short circuit protection and can
be easily detected by observing the dc bus voltage. If the dc bus voltage is below a certain threshold, the controller can signal a short circuit and shut down the system.

Dc distribution systems for data centers and commercial buildings require special plug and socket which should provide arc extinction, prevent electric shocks, and mechanical locks for human safety. The Nippon Telegraph and Telephone Corporation and Fujitsu Component Limited have developed a $400 \mathrm{Vdc}, 10 \mathrm{~A}$ plug and socket (shown in Figure 9) that can be used for integration with the de distribution system [36]. When a dc current is cut off, then there is an arc generated that can damage the equipment or can be lead to fatal injuries. To prevent that, the plug should not be taken from the socket when the power supply is on, but there can be instances when the plug is removed from the socket accidentally or during emergencies when the power in still on. During those cases, arc extension and shock prevention should be done by the plug and socket.


Figure 9. Configuration of plug and socket outlet for a dc system [36].

## VI. EfFICIENCY IMPROVEMENT

In [18], a 380 Vdc modified power delivery architecture (shown in Figure 10) for server applications has been proposed which is more efficient than the conventional 48 Vdc system. In the modified power delivery architecture, the efficiency is increased by reducing the number of power conversion stages and placing isolated dc-dc converters close to the load. High efficiency resonant topologies such as the LLC resonant topology is used for the dc-dc conversion stage with high power densities. Also in [23-24], several multi-input dc-dc converter topologies have been introduced where various storage systems and energy sources such as renewable sources can be integrated to achieve high power density and efficiency.


Figure 10. 380 Vdc power delivery architecture for server applications.

## VII. Conclusion

Dc distribution has advantages like improved efficiency and reduced costs compared to ac distribution. Major applications of dc distribution systems are in the field of telecommunications, data centers, dc buildings, and microgrids. In current scenario, several challenges exist that need to be addressed before the dc distribution system can be used for commercial purposes. One major challenge is selecting a suitable voltage level that makes the system more efficient and reliable. Studies till date propose that a 380 Vdc system has both higher reliability and efficiency. Another critical challenge is the advancement in safety and protection technology for dc systems. Therefore, a suitable industry standard is needed to be developed to make such systems more compatible and ready to integrate with existing power systems.

## REFERENCES

[1] E.B. Gietl, E.W. Gholdston, F. Cohen, B. A. Manners, and R. A. Delventhal, "The architecture of the electric power system of the International Space Station and its application as a platform for power technology development," in Proc. IEEE Intersociety Energy Conversion Engineering Conf. and Exhibit (IECEC), 2000, vol. 2, pp. 855-864.
[2] R. Jayabalan, B. Fahimi, A. Koenig, and S. Pekarek, "Applications of power electronics-based systems in vehicular technology: state-of-the-art and future trends," in Proc. IEEE Power Electronics Specialists Conf. (PESC), 2004, vol. 3, pp. 1887-1894.
[3] R. L. Steigerwald, G. W. Ludwig, and R. Kollman, "Investigation of power distribution architectures for distributed avionics loads," in Proc. IEEE Power Electronics Specialists Conf. (PESC), 1995, vol. 1, pp. 231-237.
[4] M. A. Maldonado, N. M. Shah, K. J. Cleek, P. S. Walia, and G. J. Korba, "Power management and distribution system for a more-electric aircraft (MADMEL)program status," in Proc. IEEE Intersociety Energy Conversion Engineering Conf. and Exhibit (IECEC), 1997, vol. 1, pp. 274-279.
[5] J. A. Weimer, "Electrical power technology for the more electric aircraft," in Proc. AIAA/IEEE Digital Avionics Systems Conference (DASC), 1993, pp. 445450.
[6] S. K. Oruganti and F. Bien, "Flexible wireless energy transfer systems by carbon fiber as a dielectric material: Study and experiments," in Proc. IEEE Wireless Power Transfer Conference (WPTC), 2013, pp. 159-162.
[7] T. J. McCoy and J. V. Amy, "The state-of-the-art of integrated electric power and propulsion systems and technologies on ships," in Proc. IEEE Electric Ship Technologies Symposium (ESTS), 2009, pp. 340-344.
[8] I. A. Khan, "Power electronics in automotive electrical systems," in Proc. IEEE Power Electronics in Transportation, 1996, pp. 29- 38.
[9] T. A. Edison, "System of Electrical Distribution." U.S. Patent 274,290, March 20, 1883.
[10] F. J. Sprague, "System of Electrical Distribution." U.S. Patent 335,045, Jan. 26, 1886.
[11] A. Pratt and P. Kumar, "Evaluation of direct current distribution in data centers to improve energy efficiency," The Data Center Journal, 28 Mar.2007, http://www.datacenterjournal.com/News/Article.asp?article_id=905 (Accessed: 20 July 2013).
[12] A. Pratt, P. Kumar, and T.V. Aldridge, "Evaluation of 400V DC distribution in telco and data centers to improve energy efficiency," in Proc. IEEE International Telecommunications Energy Conf. (INTELEC), 2007, pp. 32-39.
[13] A. Kwasinski, "Evaluation of dc voltage levels for integrated information technology and telecom power architectures," in Proc. IEEE International Conference on Telecommunication - Energy Special Conf. (TELESCON), 2009, pp. 1-7.
[14] D. Boroyevich, I. Cvetkovic, Dong Dong, R. Burgos, Fei Wang, and F. Lee, "Future electronic power distribution systems a contemplative view," in Proc. IEEE International Conf. on Optimization of Electrical and Equipment (OPTIM), 2010, pp. 1369-1380.
[15] K. M. Mistry, E. Silverman, T. Taylor, and R. Willis, "Telecommunications power architectures: distributed or centralized," in Proc. IEEE International Telecommunications Energy Conf. (INTELEC), 1989, vol. 1, pp. 10.1/1-10.111.
[16] B. Margaritis and P. Ide, "Contemporary architectures for power systems considering future trends," in Proc. IEEE International Telecommunications Energy Conf. (INTELEC), 2001, pp. 525-531.
[17] L. Cividino, "Power system architecture's for the emerging information highway," in Proc. IEEE International Telecommunications Energy Conf. (INTELEC), 1994, pp. 90-97.
[18] Y. Liu, A. Pratt, P. Kumar, M. Xu, and F. C. Lee, "390V input VRM for high efficiency server power architecture," in Proc. IEEE Applied Power Electronics Conf. (APEC), 2007, pp. 1619-1624.
[19] H. Dehbonei, S. R. Lee, and C. V. Nayar, "Direct energy transfer for high efficiency photovoltaic generation systems: Part I-Concepts and Hypothesis", in IEEE Transactions on Aerospace and Electronic Systems, Jan. 2009, vol. 45, pp. 31-45.
[20] H. Dehbonei, S. R. Lee, and C. V. Nayar, "Direct energy transfer for high efficiency photovoltaic generation systems: Part II-Concepts and Hypothesis", in IEEE Trans. on Aerospace and Electronic Systems, Jan. 2009, vol. 45, pp. 46-57.
[21] Jong-Pil Leey, Byung-Duk Min, Tae-Jin Kim, Dong-Wook Yoo, and Ji-Yoon Yoo, "Input-Series-Output-Parallel Connected DC/DC Converter for a Photovoltaic PCS with High Efficiency under a Wide Load Range", in Journal of Power Electronics, Jan. 2010, vol. 10, pp. 9-13.
[22] Wei-Shih Liu, Jiann-Fuh Chen, Tsorng-Juu Liang, Ray-Lee Lin, and ChingHsiung Liu, "Analysis, design, and control of bidirectional cascoded configuration for a fuel cell hybrid power system", in IEEE Trans. on Power Electronics, Jun. 2010, vol. 25, pp. 1565-1575.
[23] K. Gummi, and M. Ferdowsi, " Derivation of new double-input DC-DC converters using H-Bridge cells as building blocks," in Proc. IEEE Annual Conf. of Industrial Electronics (IECON), 2008, pp. 2806-2811.
[24] V. A. K. Prabhala, D. Somayajula, and M. Ferdowsi, " Power sharing in a doubleinput buck converter using dead-time control," in Proc. IEEE Energy Conversion Congress and Exposition (ECCE), 2009, pp. 2621-2626.
[25] K. Hirose, T. Takeda, and S. Muroyama, "Study on field demonstration of multiple power quality levels system in Sendai," in Proc. IEEE International Telecommunication Energy Conf. (INTELEC), 2006, pp. 1-6.
[26] W. Allen and S. V. Natale, "Achieving ultra-high system availability in a batteryless -48VDC power plant," in Proc. IEEE International Telecommunication Energy Conf. (INTELEC), 2002, pp. 287-294.
[27] C. Foster and M. Dickinson, "High voltage DC power distribution for telecommunications facilities," in Proc. IEEE International Telecommunication Energy Conf. (INTELEC), 2008, pp. 1-4.
[28] T. Yamashita, S. Muroyama, S. Furubo, and S. Ohtsu, " 270 V DC system-a highly efficient and reliable power supply system for both telecom and datacom systems," in Proc. IEEE International Telecommunication Energy Conf. (INTELEC), 1999.
[29] U. Carlsson, M. Flodin, J. Akerlund, and A. Ericsson, "Powering the Internet broadband equipment in all facilities - the need for a 300 V DC powering and universal current option," ," in Proc. IEEE International Telecommunication Energy Conf. (INTELEC), 2003, pp. 164-169.
[30] I. Akerlund, et. al. "One year operation of a 9 kW HVDC UPS 350V at Gnesta municipality data center," in Proc. IEEE International Telecommunication Energy Conf. (INTELEC), 2007, pp. 40-45.
[31] K. Enge1en, E. Shun Leung, P. Vermeyen, I. Pardon, R. D'hulst, J. Driesen, and R. Belmans, "The feasibility of small-scale residential dc distribution systems," in Proc. IEEE Annual Conf. on Industrial Electronics (IECON), 2006, pp. 26182623.
[32] P. -W. Lee, Y. -Z. Lee, and B. -T. Lin, "Power distribution systems for future homes," in Proc. IEEE Power Electronics and Drive Systems, 1999, vol. 2, pp. 1140-1146.
[33] P. Gross and K. L. Godrich, "Total dc integrated data centers," in Proc. IEEE International Telecommunication Energy Conf. (INTELEC), 2005, pp. 125-130.
[34] D. J. Becker and B. J. Sonnenberg, "400Vdc power distribution: Overcoming the challenges," in Proc. IEEE International Telecommunication Energy Conf. (INTELEC), 2010, pp. 1-10.
[35] P. Inttpat, P. Paisuwanna, and S. Khomfoi, "Capacitor lifetime monitoring for multilevel modular capacitor clamped DC to DC converter," in Proc. IEEE International Conf. on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON), 2011, pp. 719722.
[36] B. Seungseok, T. Yuba, K. Kiryu, A. Nakamura, H. Miyazawa, M. Noritake, and K. Hirose, "Development of plug and socket-outlet for 400 volts direct current distribution system," in Proc. IEEE International Conf. on Power Electronics and ECCE Asia (ICPE \& ECCE), 2011, pp. 218-222.

## II. A MULTIPORT DC-DC CONVERTER WITH HIGH VOLTAGE GAIN

Abstract-A family of non-isolated high-voltage-gain dc-dc power electronic converters is proposed. The suggested topologies can be used as multiport converters and draw continuous current from two input sources. They can also draw continuous current from a single source in an interleaved manner. This versatility makes them appealing in renewable applications such as solar farms. The proposed converters can easily achieve a gain of 20 while benefiting from a continuous input current. Such a converter can individually link a PV panel to a $400-\mathrm{Vdc}$ bus. The design and component selection procedures are presented. A 400-W prototype of the proposed converter with $V_{i n}=20 \mathrm{~V}$ and $V_{\text {out }}=400 \mathrm{~V}$ has been developed to validate analytical results.

## I. Introduction

With increased penetration of renewable energy sources and energy storage, high gain dc-dc power electronic converters find increased applications in green energy systems. They can be used to interface low voltage sources like fuel cells, photovoltaic (PV) panels, batteries, etc. to the $400-\mathrm{V}$ bus in a dc microgrid system (shown in Figure 1) [1-3]. They also find applications in different types of electronic equipment such as high-intensity-discharge (HID) lamps for automobile headlamps, servo-motor drives, X-ray power generators, computer periphery power supplies, and uninterruptible power supplies (UPS) [4].


Figure 1. High gain dc-dc converter in dc-microgrid system.

To achieve high voltage gains, classical boost and buck-boost converters require large switch duty ratios. Large duty cycles result in high current stress in the boost switch. The maximum voltage gain that can be achieved is constrained by the parasitic resistive components in the circuit and the efficiency is drastically reduced for large duty ratios. There are diode reverse recovery problems because the diode conducts for a short period of time. Also the high current and output voltage along with large current ripples would further degrade the efficiency of the converter [5]. Typically high frequency transformers or coupled inductors are used to achieve high voltage conversion ratios [615]. The transformer design is complicated and the leakage inductances increase for achieving larger gains, as it requires higher number of winding turns. This leads to voltage spikes across the switches and voltage clamping techniques are required to limit voltage stresses on the switches. Consequently, it makes the design more complicated.

To achieve high voltage conversion ratios, a new family of high gain dc-dc power electronic converters has been introduced. The proposed converter can be used to draw power from two independent dc sources as a multiport converter $[16,17]$ or one source in an interleaved manner. They draw continuous input current from both the input sources
with low current ripple which is required in many applications, e.g., solar. Several diodecapacitor stages are cascaded together to boost up the voltage which limits the voltage stresses on the switches, diodes and capacitors. Due to advantages listed above theses converters are good solutions to integrate solar panels into a dc microgrid. In conventional approaches as the output voltage of PV panel is low, several panels are connected in series when connecting the PV array to the $400-\mathrm{Vdc}$ bus through conventional step-up converters. This results in reduced system reliability which can be addressed by connecting high gain converter to each individual PV panel. Moreover, since it is a multi-port converter with a high voltage gain, independent sources can be connected and power sharing, MPPT algorithms etc. can be implemented independently at each input port.

Similar converters with interleaved boost input have been proposed earlier using the Cockcroft-Walton (CW) voltage multiplier [18, 19]. Current fed converters are superior in comparison to the voltage fed counterparts as they have lower input current ripple [19]. The limitation with the CW based converters is that the output impedance increases rapidly with the number of multiplying stages [20]. The efficiency and the output voltage regulation of these converters depend on the output impedance, thus for high gains the converter efficiency would be affected.

In this paper, a topology is proposed which can easily achieve a gain of 20 while benefiting from a continuous input current. Such a converter can individually link a PV panel to a 400-Vdc bus. In Section II the proposed converter topology is introduced and different modes of operation are explained. In Section III the voltage gain of the converter is derived and an alternative topology is also explained. In Section IV current
and voltage stresses required for component selection and loss calculations along with simulation results are provided. In Section V experimental results for the prototype converter is provided and Section VI concludes the paper.

## II. Topology Introduction and Modes of Operation

The proposed converter is inspired by a Dickson charge pump [20]. Diodecapacitor voltage multiplier (VM) stages are integrated with two boost stages at the input. The VM stages are used to help the boost stage achieve a higher overall voltage gain. The voltage conversion ratio depends on the number of VM stages and the switch duty ratios of the input boost stages. Figure 2 shows the proposed converter with four VM stages. For simplicity and better understanding the operation of the converter with four multiplier stages has been explained here. Similar analysis can be expanded for a converter with $N$ stages.

For normal operation of the proposed converter, there should be some overlapping time when both the switches are ON and also one of the switches should be ON at any given time (as shown in Figure 3). Therefore, the converter has three modes of operation.


Figure 2. Proposed high gain dc-dc converter with four VM stages.


Figure 3. Switching signals for the input boost stage for the proposed converter.

## A. Mode-I:

In this mode both switches $S_{1}$ and $S_{2}$ are ON. Both the inductors are charged from their input sources $V_{i n 1}$ and $V_{i n 2}$. The current in both the inductors rise linearly. The diodes in different VM stages are reverse biased and do not conduct. The VM capacitor voltages remain unchanged and the output diode $D_{\text {out }}$ is reverse biased (as shown in Figure 4), thus the load is supplied by the output capacitor $C_{\text {out }}$.


Figure 4. Mode-I of operation for the proposed converter with four VM stages.

## B. Mode-II:

In this mode switch $S_{1}$ is OFF and $S_{2}$ is ON (shown in Figure 5). All the odd numbered diodes are forward biased and the inductor current $I_{L 1}$ flows through the VM capacitors charging the odd numbered capacitors $\left(C_{1}, C_{3}, \ldots\right)$ and discharging the even numbered capacitors $\left(C_{2}, C_{4}, \ldots\right)$. If the number of VM stages is odd, then the output diode $D_{\text {out }}$ is reverse biased and the load is supplied by the output capacitor. However, if the number of VM stages is even, then the output diode is forward biased charging the output capacitor and supplying the load. In the particular case considered here, since there are four VM stages, the output diode is forward biased.


Figure 5. Mode-II of operation for the proposed converter with four VM stages.

## C. Mode-III:

In this mode switch $S_{1}$ is ON and $S_{2}$ is OFF (shown in Figure 6). Now the even numbered diodes are forward biased and the inductor current $I_{L 2}$ flows through the VM capacitors charging the even numbered capacitors and discharging the odd numbered capacitors. If the number of VM stages is odd, then the output diode $D_{\text {out }}$ is forward biased charging the output capacitor and supplying the load. However, if the number of VM stages is even, then the output diode is reverse biased and the load is supplied by the output capacitor.


Figure 6. Mode-III of operation for the proposed converter with four VM stages.

## III. Voltage Gain of the Converter

The charge is transferred progressively from input to the output by charging the VM stage capacitors. For a converter with four stages of VM (shown in Figure 2), the voltage gain can be derived from the volt-sec balance of the boost inductors. For $L_{1}$ one can write

$$
\begin{equation*}
\left\langle v_{L 1}\right\rangle=0 \tag{1}
\end{equation*}
$$

Therefore from Figure 5, it can be observed that the capacitor voltages can be written in terms of upper boost switching node voltage as

$$
\begin{equation*}
V_{C 1}=V_{C 3}-V_{C 2}=V_{\text {out }}-V_{C 4}=\frac{V_{\text {in } 1}}{\left(1-d_{1}\right)} \tag{2}
\end{equation*}
$$

where $d_{1}$ is the switching duty cycle for $S_{1}$.

Similarly, from the volt-sec balance of the lower leg boost inductor $L_{2}$, one can write the capacitor voltages (shown in Figure 6) in terms of lower boost switching node voltage as

$$
\begin{equation*}
V_{C 2}-V_{C 1}=V_{C 4}-V_{C 3}=\frac{V_{i n 2}}{\left(1-d_{2}\right)} \tag{3}
\end{equation*}
$$

where $d_{2}$ is the switching duty cycle for $S_{2}$.
From (2) and (3), the capacitor voltages for the proposed converter with four VM stages can be derived as

$$
\begin{align*}
& V_{C 1}=\frac{V_{i n 1}}{\left(1-d_{1}\right)} \\
& V_{C 2}=\frac{V_{i n 1}}{\left(1-d_{1}\right)}+\frac{V_{i n 2}}{\left(1-d_{2}\right)} \\
& V_{C 3}=\frac{2 V_{i n 1}}{\left(1-d_{1}\right)}+\frac{V_{i n 2}}{\left(1-d_{2}\right)}  \tag{4}\\
& V_{C 4}=\frac{2 V_{i n 1}}{\left(1-d_{1}\right)}+\frac{2 V_{i n 2}}{\left(1-d_{2}\right)}
\end{align*}
$$

The output voltage is derived from (2), which is given by

$$
\begin{align*}
V_{\text {out }} & =V_{C 4}+\frac{V_{\text {in } 1}}{\left(1-d_{1}\right)} \\
& =\frac{3 V_{\text {in } 1}}{\left(1-d_{1}\right)}+\frac{2 V_{\text {in } 2}}{\left(1-d_{2}\right)} \tag{5}
\end{align*}
$$

Similar analysis can be extended to a converter with $N$ number of VM stages (shown in Figure 7). Thus the VM stage capacitor voltages are given by

$$
\begin{array}{ll}
V_{C n}=\left(\frac{n+1}{2}\right) \frac{V_{i n 1}}{\left(1-d_{1}\right)}+\left(\frac{n-1}{2}\right) \frac{V_{i n 2}}{\left(1-d_{2}\right)} & \text { if } n \text { is odd } \& n \leq N \\
V_{C n}=\left(\frac{n}{2}\right) \frac{V_{i n 1}}{\left(1-d_{1}\right)}+\left(\frac{n}{2}\right) \frac{V_{i n 2}}{\left(1-d_{2}\right)} & \text { if } n \text { is even } \& n \leq N \tag{6}
\end{array}
$$

The output voltage equation of the converter with $N$ number of VM stages depends on whether $N$ is odd or even and is given by

$$
\begin{array}{rlr}
V_{\text {out }} & =V_{C N}+\frac{V_{\text {in } 2}}{\left(1-d_{2}\right)} & \text { if } N \text { is odd } \\
& =\left(\frac{N+1}{2}\right) \frac{V_{\text {in } 1}}{\left(1-d_{1}\right)}+\left(\frac{N+1}{2}\right) \frac{V_{\text {in } 2}}{\left(1-d_{2}\right)} & \\
V_{\text {out }} & =V_{C N}+\frac{V_{\text {in1 }}}{\left(1-d_{1}\right)} & \\
& =\left(\frac{N+2}{2}\right) \frac{V_{\text {in } 1}}{\left(1-d_{1}\right)}+\left(\frac{N}{2}\right) \frac{V_{\text {in } 2}}{\left(1-d_{2}\right)} & \text { if } N \text { is even } \tag{8}
\end{array}
$$

When the converter operates in an interleaved manner with single input source, if $d_{1}$ and $d_{2}$ are also chosen to be identical, i.e., $d_{1}=d_{2}=d$, then the output voltage is given by

$$
\begin{equation*}
V_{o u t}=(N+1) \frac{V_{\text {in }}}{(1-d)} \tag{9}
\end{equation*}
$$



Figure 7. Proposed converter with $N$ number of VM stages.

In [21], an interleaved boost power factor corrected converter with voltagedoubler characteristics is introduced. It can be observed that it is a special case of the proposed converter with a single VM stage ( $N=1$ ).

It is worth noting that there is an alternative to the proposed converter (shown in Figure 8) where diode $D_{1}$ of the first VM stage is connected to the lower boost switching
node and capacitor $C_{1}$ is connected to the upper boost switching node (compare with Figure 7).


Figure 8. Alternative to the proposed converter with $N$ number of VM stages.

The output voltage equation for this alternative topology is given by

$$
\begin{array}{cl}
V_{\text {out }}=\left(\frac{N+1}{2}\right) \frac{V_{\text {in } 1}}{\left(1-d_{1}\right)}+\left(\frac{N+1}{2}\right) \frac{V_{\text {in } 2}}{\left(1-d_{2}\right)} & \text { if } N \text { is odd } \\
V_{\text {out }}=\left(\frac{N}{2}\right) \frac{V_{\text {in } 1}}{\left(1-d_{1}\right)}+\left(\frac{N+2}{2}\right) \frac{V_{\text {in } 2}}{\left(1-d_{2}\right)} & \text { if } N \text { is even } \tag{11}
\end{array}
$$

For $N=1$, if one combines the topology depicted in Figure 7 with its alternative (see Figure 8), then the resulting converter in Figure 9 is similar to the multiphase converter introduced in [22].


Figure 9. Combined topology with single VM stage.

In general, when both topologies with $N$ number of VM stages are combined, then the resulting converter is shown in Figure 10. When $N$ is odd, then from (7) and (10), the voltage gain of the combined topology is given by

$$
\begin{equation*}
V_{o u t}=\left(\frac{N+1}{2}\right) \frac{V_{\text {in } 1}}{\left(1-d_{1}\right)}+\left(\frac{N+1}{2}\right) \frac{V_{\text {in2 }}}{\left(1-d_{2}\right)} \quad \text { if } N \text { is odd } \tag{12}
\end{equation*}
$$

In this case, the original topology and its alternative each process half of the output power. In other words, the average currents of $D_{\text {out } 1}$ and $D_{\text {out } 2}$ are equal.

When $N$ is even, the output voltage of the combined topology would be either (8) or (11) and will be dictated by the topology that provides a higher output voltage. Both legs (shown in Figure 10) would compete with each other and only one of the output diodes ( $D_{\text {out } 1}$ and $D_{\text {out } 2}$ ) would process the entire power while the other will be reverse biased. When $N$ is even, putting the converters in parallel only makes sense if there is only one source used and $d_{1}=d_{2}$. In that case both (8) and (11) determine the output voltage to be

$$
\begin{equation*}
V_{\text {out }}=(N+1) \frac{V_{\text {in }}}{(1-d)} \quad \text { if } N \text { is even } \tag{13}
\end{equation*}
$$

For the combined topology with a single input source and identical duty ratios $d_{1}$ and $d_{2}$, i.e., $d_{1}=d_{2}=d$, both the boost stages will always have symmetrical inductor and switch currents irrespective of the number of VM stages.


Figure 10. Combined topology with $N$ number of VM stages.

## IV. Component Selection and Simulation Results

## A. Inductor Selection

The inductor currents in both the boost stages depend on the number of VM stages connected to each leg. The average inductor current in each boost stage (shown in Figure 2) is given by

$$
\begin{align*}
& I_{L 1, \text { avg }}=\left(\frac{N+1}{2}\right) \frac{I_{\text {out }}}{\left(1-d_{1}\right)} \\
& I_{L 2, \text { avg }}=\left(\frac{N+1}{2}\right) \frac{I_{\text {out }}}{\left(1-d_{2}\right)}  \tag{14}\\
& I_{L 1, \text { avg }}=\left(\frac{N+2}{2}\right) \frac{I_{\text {out }}}{\left(1-d_{1}\right)}  \tag{15}\\
& I_{L 2, \text { avg }}=\left(\frac{N}{2}\right) \frac{I_{\text {out }}}{\left(1-d_{2}\right)}
\end{align*}
$$

It can be observed from (14) and (15) that for a converter with single input source and identical duty ratios $d_{1}$ and $d_{2}$, when $N$ is odd, then both boost stages have equal average inductor currents (shown in Figure 11(a)). Whereas when the $N$ is even, then $I_{L 1, \text { avg }}$ is larger than $I_{L 2, \text { avg }}$ as observed in Figure 11(b).


Figure 11(a). Inductors currents for odd number of VM stages.


Figure 11(b). Inductors currents for even number of VM stages.

The inductor design is similar to that of the normal boost converter. The inductor value is selected such that both the boost stages operate in continuous conduction mode (CCM). The minimum inductor value for the CCM operation of both the boost stages is given by

$$
\begin{align*}
& L_{1, \text { crit }}=\frac{V_{\text {in } 1} d_{1}\left(1-d_{1}\right)}{(N+1) I_{\text {out }} f_{s w}} \\
& L_{2, \text { crit }}=\frac{V_{\text {in } 2} d_{2}\left(1-d_{2}\right)}{(N+1) I_{\text {out }} f_{s w}}  \tag{16}\\
& \text { if } N \text { is odd } \\
& L_{1, \text { crit }}=\frac{V_{\text {in } 1} d_{1}\left(1-d_{1}\right)}{(N+2) I_{\text {out }} f_{\text {sw }}}  \tag{17}\\
& L_{2, \text { crit }}=\frac{V_{\text {in } 2} d_{2}\left(1-d_{2}\right)}{N I_{\text {out }} f_{\text {sw }}}
\end{align*} \quad \text { if } N \text { is even }
$$

The inductor values selected for the assumed ripple current is

$$
\begin{align*}
& L_{1}=\frac{V_{i n 1} d_{1}}{\Delta I_{L 1} f_{s w}}  \tag{18}\\
& L_{2}=\frac{V_{i n 2} d_{2}}{\Delta I_{L 2} f_{s w}} \tag{19}
\end{align*}
$$

The peak value of the inductor currents is given by

$$
\begin{gather*}
I_{L 1, p k}=\frac{(N+1) I_{\text {out }}}{2\left(1-d_{1}\right)}+\frac{V_{\text {in } 1} d_{1}}{2 L_{1} f_{s w}} \\
I_{L 2, p k}=\frac{(N+1) I_{\text {out }}}{2\left(1-d_{2}\right)}+\frac{V_{\text {in } 2} d_{2}}{2 L_{2} f_{s w}}  \tag{20}\\
I_{L 1, p k}=\frac{(N+2) I_{\text {out }}}{2\left(1-d_{1}\right)}+\frac{V_{\text {in } 1} d_{1}}{2 L_{1} f_{s w}} \\
I_{L 2, p k}=\frac{N I_{\text {out }}}{2\left(1-d_{2}\right)}+\frac{V_{\text {in2 } 2} d_{2}}{2 L_{2} f_{s w}} \tag{21}
\end{gather*}
$$

For inductor copper loss calculation, it is important to know the rms value of the inductor currents, which can be calculated as

$$
\begin{align*}
& I_{L 1, r m s}=\sqrt{\left(\frac{(N+1) I_{\text {out }}}{2\left(1-d_{1}\right)}\right)^{2}+\left(\frac{V_{\text {in }} d_{1}}{2 \sqrt{3} L_{1} f_{s w}}\right)^{2}} \quad \text { if } N \text { is odd } \\
& I_{L 2, r m s}=\sqrt{\left(\frac{(N+1) I_{\text {out }}}{2\left(1-d_{2}\right)}\right)^{2}+\left(\frac{V_{\text {in2 }} d_{2}}{2 \sqrt{3} L_{2} f_{s w}}\right)^{2}}  \tag{22}\\
& I_{L 1, r m s}=\sqrt{\left(\frac{(N+2) I_{\text {out }}}{2\left(1-d_{1}\right)}\right)^{2}+\left(\frac{V_{\text {in1 }} d_{1}}{2 \sqrt{3} L_{1} f_{s w}}\right)^{2}} \\
& I_{L 2, r m s}=\sqrt{\left(\frac{N I_{\text {out }}}{2\left(1-d_{2}\right)}\right)^{2}+\left(\frac{V_{\text {in2 }} d_{2}}{2 \sqrt{3} L_{2} f_{s w}}\right)^{2}} \quad \text { if } N \text { is even }
\end{align*}
$$

## B. MOSFET Selection

The peak blocking voltage of both the switches is similar to that of the normal boost converter (shown in Figure 2) which is given by

$$
\begin{align*}
& V_{S 1}=\frac{V_{i n 1}}{\left(1-d_{1}\right)}  \tag{24}\\
& V_{S 2}=\frac{V_{i n 2}}{\left(1-d_{2}\right)} \tag{25}
\end{align*}
$$

The current stresses on both the switches depend on the number of VM stages. The average current through the switches is given by

$$
\begin{array}{ll}
I_{S 1, a v g} & =\left(\frac{(N+1) d_{1}}{2\left(1-d_{1}\right)}+\frac{(N-1)}{2}\right) I_{\text {out }} \\
I_{S 2, a v g} & =\left(\frac{(N+1) d_{2}}{2\left(1-d_{2}\right)}+\frac{(N+1)}{2}\right) I_{\text {out }} \\
\text { if } N \text { is odd } \\
I_{S 1, a v g} & =\left(\frac{(N+2) d_{1}}{2\left(1-d_{1}\right)}+\frac{N}{2}\right) I_{\text {out }}  \tag{27}\\
I_{S 2, a v g} & =\left(\frac{N d_{2}}{2\left(1-d_{2}\right)}+\frac{N}{2}\right) I_{\text {out }}
\end{array}
$$

From (26) and (27), for a converter with single input source and identical duty ratios $d_{1}$ and $d_{2}$, it can be observed that when $N$ is odd, the average current through $S_{2}$ is greater than $S_{1}$ (seen in Figure 12(a)). When $N$ is even, the average current through $S_{1}$ is greater than $S_{2}$ (as can be seen in Figure 12(b)).


Figure 12(a). Switch current for odd number of VM stages.


Figure 12(b). Switch current for even number of VM stages.

Also, the rms values of switch currents required for loss calculations are given by

$$
\begin{align*}
& I_{S 1, r m s}=\left(\sqrt{\left(\frac{(N+1)}{2\left(1-d_{1}\right)}\right)^{2}\left(d_{1}+d_{2}-1\right)+\left\{\frac{(N-1)}{2\left(1-d_{2}\right)}+\frac{(N+1)}{2\left(1-d_{1}\right)}\right\}^{2}\left(1-d_{2}\right)}\right)_{\text {out }} \\
& I_{S 2, r m s}=\left(\sqrt{\left(\frac{(N+1)}{2\left(1-d_{2}\right)}\right)^{2}\left(d_{2}+d_{1}-1\right)+\left\{\frac{(N+1)}{2\left(1-d_{1}\right)}+\frac{(N+1)}{2\left(1-d_{2}\right)}\right\}^{2}\left(1-d_{1}\right)}\right) I_{\text {out }}  \tag{28}\\
& \text { odd } N \text { is } \\
& I_{S 1, r m s}=\left(\sqrt{\left(\frac{(N+2)}{2\left(1-d_{1}\right)}\right)^{2}\left(d_{1}+d_{2}-1\right)+\left\{\frac{N}{2\left(1-d_{2}\right)}+\frac{(N+2)}{2\left(1-d_{1}\right)}\right\}^{2}\left(1-d_{2}\right)}\right) I_{\text {out }} \\
& I_{S 2, r m s}=\left(\sqrt{\left.\left(\frac{N}{2\left(1-d_{2}\right)}\right)^{2}\left(d_{2}+d_{1}-1\right)+\left\{\frac{N}{2\left(1-d_{1}\right)}+\frac{N}{2\left(1-d_{2}\right)}\right\}^{2}\left(1-d_{1}\right)\right) I_{\text {out }}} \quad \text { if } N\right. \text { is even }
\end{align*}
$$



Figure 13. Switch and diode currents for the proposed converter with four VM stages.

It is observed that there is a distortion and spike in the switch current waveforms (as seen in Figs. 12(a), 12(b), and 13). The spike is observed in $I_{S 1}$ when the number of VM stages are odd. However, when the number of VM stages are even, the spike is observed in $I_{S 2}$. The spike in switch currents is due to the voltage imbalance between VM stage capcitors. Figure 13 shows the switch and diode currents for the conveter with four VM stages (shown in Figure 2). The spike in $I_{S 2}$ appears during mode-II of operation of the converter (see Figure 5). Initially diode $D_{3}$ conducts the total inductor current $I_{L 1}$, since $v_{C 3}-v_{C 2}$ is less than $v_{C 1}$ and $v_{o u t}-v_{C 4}$. When $v_{C 3}-v_{C 2}$ and $v_{o u t}-v_{C 4}$ are both balanced, then diodes $D_{3}$ and $D_{\text {out }}$ start conducting and share almost equal inductor current $I_{L 1} / 2$. Diode $D_{1}$ starts conducting when $v_{C 1}, v_{C 3}-v_{C 2}$, and $v_{\text {out }}-v_{C 4}$ are all balanced. During this period diode current $I_{D 1}$ is greater than $I_{D 3}$ and $I_{D o u t}$ since the impedance seen by the current path is lower. The ratio between the currents is dependent on the values chosen for the VM stage capacitors. Switch current $I_{S 2}$ during this period is the sum of $I_{L 2}, I_{D 1}$,
and $I_{D 3}$ and hence there is spike and distortion of the switch current. The magnitude of spike is equal to the sum of both the inductor currents $I_{L 1}$ and $I_{L 2}$. It can be observed that the currents exhibit characteristics similar to charging/discharging of a RC circuit which is because of the parasictic resistances of the circuit such as switch $R_{D S(o n)}$, inductor $D C R$ and VM stage capacitor $E S R$.

## C. Diode Selection

The voltage stresses across the diodes depend on the capacitor voltages as it is connected between two VM stage capacitors (shown in Figure 2). It can be observed that in mode-II of operation, when $S_{1}$ is OFF and $S_{2}$ is ON, the odd numbered diodes are forward biased and even numbered diodes are in blocking mode. Similarly, the odd numbered diodes are in blocking mode in the mode-III of operation, when $S_{1}$ is ON and $S_{2}$ is OFF (shown in Figure 14). The maximum blocking voltage of the VM stage diodes is given by

$$
\begin{equation*}
V_{D n}=\frac{V_{\text {in1 }}}{\left(1-d_{1}\right)}+\frac{V_{\text {in2 }}}{\left(1-d_{2}\right)} \tag{30}
\end{equation*}
$$



Figure 14. Diode voltages for odd and even number of VM stages.

However, the output diode conducts during mode-III of operation when there is odd number of VM stages as shown in Figure 15(a) and conducts during mode-II of operation when there is even number of VM stages as shown in Figure 15(b). The peak blocking voltage of the output diode is given by

$$
\begin{array}{cl}
V_{\text {Dout }}=\frac{V_{\text {in } 2}}{\left(1-d_{2}\right)} & \text { if } N \text { is odd } \\
V_{\text {Dout }}=\frac{V_{\text {in } 1}}{\left(1-d_{1}\right)} & \text { if } N \text { is even } \tag{32}
\end{array}
$$



Figure 15(a). Output diode voltage for odd number of VM stages.


Figure 15(b). Output diode voltage for even number of VM stages.

As explained earlier, the odd numbered diodes conduct during mode-II of operation and the even numbered diodes conduct during mode-III of operation. The average and rms diode currents required for diode selection and loss calculation is given by

$$
\begin{gather*}
I_{\text {Dodd,avg }}=I_{\text {Deven,avg }}=I_{\text {Dout,avg }}=I_{\text {out }}  \tag{33}\\
I_{\text {Dodd,rms }}=\sqrt{\frac{1}{1-d_{1}}} I_{\text {out }}  \tag{34}\\
I_{\text {Deven,rms }}=\sqrt{\frac{1}{1-d_{2}}} I_{\text {out }}  \tag{35}\\
I_{\text {Dout,rms }}=\sqrt{\frac{1}{1-d_{2}}} I_{\text {out }} \quad \text { if } N \text { is odd }  \tag{36}\\
I_{\text {Dout }, r m s}=\sqrt{\frac{1}{1-d_{1}}} I_{\text {out }} \quad \text { if } N \text { is even } \tag{37}
\end{gather*}
$$

## V. Experimental Results

The laboratory prototype with four VM stages and with interleaved boost input stage with a single source was built to test and validate the proposed converter operation. The components used for building the prototype is given in Table I. The converter is rated at 400 W with input voltage of 20 V and output voltage of 400 V . The switching frequency of the converter is 100 kHz .

Table I. Component List for the Experimental Prototype

| Item | Reference | Rating | Part No |
| :---: | :---: | :---: | :---: |
| Inductor | $L_{1}, L_{2}$ | $100 \mu \mathrm{H}$ <br> $D C R=11 \mathrm{~m} \Omega$ | CTX100-10-52LP |
| MOSFET | $S_{1}, S_{2}$ | $150 \mathrm{~V}, 43 \mathrm{~A}$ <br> $R_{D S(\text { on })}=7.5 \mathrm{~m} \Omega$ | IPA075N15N3G |
| Diode | $D_{1}, D_{2}, D_{3}, D_{4}, D_{\text {out }}$ | $250 \mathrm{~V}, 40 \mathrm{~A}$ <br> $V_{D}=0.97 \mathrm{~V}$ | MBR40250T |
| Capacitor | $C_{1}, C_{2}, C_{3}, C_{4}$ | $20 \mu \mathrm{~F}, 450 \mathrm{~V}$ <br> $E S R=2.2 \mathrm{~m} \Omega$ | C4ATGBW5200A3MJ |
| Capacitor | $C_{\text {out }}$ | $22 \mu \mathrm{~F}, 450 \mathrm{~V}$ | B32774D4226 |

The component selection is critical as it determines the output voltage regulation and the efficiency of the converter. The output capacitor is selected based on the amount of charge that is transferred to the output for desired output voltage ripple given by

$$
\begin{equation*}
q_{\text {out }}=C_{\text {out }} \Delta V_{\text {out }}=\frac{I_{\text {out }}}{f_{\text {sw }}}(1-d) \tag{38}
\end{equation*}
$$

where $d$ is either $d_{1}$ or $d_{2}$ based on whether the number of VM stages is even or odd. The same amount of charge $q_{\text {out }}$ is transferred progressively by the VM stage capacitors. The VM stage capacitors for desired ripple voltage is given by

$$
\begin{equation*}
C_{n} \Delta V_{C n}=\frac{I_{o u t}}{f_{s w}}(1-d) \tag{39}
\end{equation*}
$$

The component selection is critical as it determines the output voltage regulation and the efficiency of the converter. The VM stage capacitors are selected such that the equivalent series output resistance due to the charging/discharging of the capacitors is reduced keeping the total capacitance to reasonable levels thus improving the efficiency and output voltage regulation. It is important to select VM stage capacitors with low ESR to minimize the losses, for that purpose thin film capacitors are selected as they have low ESR values. Furthermore, the VM stage capacitors and the output capacitor are selected based on the ripple current ratings of the capacitors. For the VM stage capacitors, the ripple current will be higher, therefore capacitor C4ATGBW5200A3MJ ( $20 \mu \mathrm{~F}, 450 \mathrm{~V}$ ) is selected which has a ripple current rating of 29 A . Since the output capacitor has lower ripple currents, capacitor $\mathrm{B} 32774 \mathrm{D} 4226(22 \mu \mathrm{~F}, 450 \mathrm{~V})$ is selected which has a ripple current rating of 9 A . The output voltage gain and efficiency also depends on the inductor $D C R$, forward voltage drop of the diode, and the MOSFET $R_{D S(o n)}$.

The losses in the proposed converter can be easily calculated based on the average and rms currents calculated in the previous section. The conduction losses in the
proposed converter have been enumerated in Table II. The switching losses in both the MOSFETs are calculated by a commonly used formula given by

$$
\begin{equation*}
P_{s w}=\frac{1}{2} \times I_{L, a v g} \times V_{S} \times\left(t_{o f f}+t_{o n}\right)+\frac{1}{2} \times f_{s w} \times C_{o s s} \times V_{S}^{2} \tag{40}
\end{equation*}
$$

where $I_{L, a v g}, V_{S}$, and $f_{s w}$ are the inductor current, switch voltage and switching frequency respectively. While $t_{o n}$ and $t_{o f f}$ are the MOSFET turn-on and turn-off switching times.

Table II. Conduction Losses for the Proposed Converter at 400 W Output Power

| Description | Loss Calculation | Losses (W) |
| :---: | :---: | :---: |
| Copper Losses in $L_{1}$ | $I_{L 1, r m s}^{2} \times R_{L 1}$ | 1.6745 |
| Copper Losses in $L_{2}$ | $I_{L 2, r m s}^{2} \times R_{L 2}$ | 0.7454 |
| Conduction Losses in $S_{1}$ | $I_{S 1, r m s}^{2} \times R_{S 1}$ | 1.3561 |
| Conduction Losses in $S_{2}$ | $I_{S 2, r m s}^{2} \times R_{S 2}$ | 0.7534 |
| Diode Conduction Losses | $(N+1) \times V_{f} \times I_{D, a v g}$ | 6.5029 |

The power loss associated with the charging/discharging of the VM stage capacitors can be calculated by calculating the series equivalent resistance [20]. When all the VM stage capacitors are assumed to be same, then the power loss is given by

$$
\begin{equation*}
P_{C}=I_{o u t}^{2} \times \frac{N}{C \times f_{s w}} \tag{41}
\end{equation*}
$$

where $C$ is the value of the VM stage capacitors. The total power loss in the proposed converter is given by

$$
\begin{equation*}
P_{L o s s}=P_{L 1}+P_{L 2}+P_{S 1}+P_{S 2}+P_{S W 1}+P_{S W 2}+P_{D}+P_{C} \tag{42}
\end{equation*}
$$

The efficiency of the proposed converter calculated for 400 W output power based on the loss breakdown comes out to be $96.95 \%$ with total power loss being 12.54 W . The efficiency of the prototype was measured to be $91.4 \%$. Figure 16 shows the efficiency of the converter at different load levels. Maximum efficiency of $94.24 \%$ is observed at the output power of 162 W . Since the simulation model only has conduction losses, in the end the switching losses calculated from (40) where added to the simulated efficiency. From (15), the average inductor currents $I_{L 1, a v g}$ and $I_{L 2, a v g}$ are calculated as 6.125 A and 4.083 A respectively. Figure 17 shows the inductor current waveforms and the average values measured for $I_{L 1}$ and $I_{L 2}$ are 6.461 A and 4.210 A respectively. Figure 18 shows the voltage stresses across the switches which can be calculated from (24) and (25). The measured peak blocking voltage of the switches is 83.5 V. Figs. 19 and 20 show the voltages across diodes $D_{4}$ and $D_{\text {out }}$ respectively. The peak blocking voltage of VM stage diodes is given by (30) and is measured as 165 V . Similarly the peak blocking voltage of the output diode for even number of VM stages is given by (32) and is measured as 83.5 V . The measured waveforms shown in Figs. 17 to 20 match the simulated waveforms and thus validate the operation of the converter.


Figure 16. Efficiency of the proposed converter with interleaved input and four VM stages.


Figure 17. Inductor current waveforms at 200 W output power.


Figure 18. Voltage stresses on the boost switches.


Figure 19. Voltage waveform across diode $D_{4}$.


Figure 20. Voltage waveform across output diode $D_{\text {out }}$.

## VI. Conclusion

In this paper, a family of novel high gain dc-dc converters with two boost stages at the input has been proposed. The proposed converter is based on diode-capacitor VM stages and the voltage gain is increased by increasing the number of VM stages. It can draw power from two input sources like a multiport converter or operate in an interleaved manner when connected to a single source. One of the advantages of the proposed converter is, since it is a multi-port converter with high voltage gain, independent sources can be connected and power sharing, MPPT algorithms etc. can be implemented independently at each input port. Furthermore, an alternative topology of the proposed converter has been presented and combining them both would result in a new converter topology. The proposed converter can be used for solar applications where each panel can be individually linked to the $400-\mathrm{Vdc}$ bus. The experimental prototype is built to validate
the operation of the converter.

## References

[1] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The age of multilevel converters arrives," IEEE Ind. Electron. Mag., vol. 2, no. 2, pp. 28-39, Jun. 2008.
[2] K. A. Corzine and X. Kou, "Capacitor voltage balancing in full binary combination schema flying capacitor multilevel inverters," IEEE Power Electron. Lett., vol. 1, no. 1, pp. 2-5, Mar. 2003.
[3] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, B. Wu, J. Rodriguez, M. A. Perez, and J. I. Leon, "Recent advances and industrial applications of multilevel converters," IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2553-2580, Aug. 2010.
[4] J. Rodriguez, L. G. Franquelo, S. Kouro, J. I. Leon, R. C. Portillo, M. A. M. Prats, and M. A. Perez, "Multilevel converters: an enabling technology for high-power applications," Proc. of IEEE, vol. 97, no. 11, pp. 1786-1817, Nov. 2009.
[5] H. Sepahvand, J. Liao, and M. Ferdowsi, "Investigation on capacitor voltage regulation in cascaded H -bridge multilevel converters with fundamental frequency switching," IEEE Trans. Ind. Electron., vol. 58, no. 11, pp. 5102-5111, Nov. 2011.
[6] C. A. Silva, L. A. Cordova, P. Lezana, and L. Empringham, "Implementation and control of a hybrid multilevel converter with floating dc links for current waveform improvement," IEEE Trans. Ind. Electron., vol. 58, no. 6, pp. 23042312, Jun. 2011.
[7] J. A. Dickerson and G. H. Ottaway, "Transformerless power supply with line to load isolation," U.S. Patent 3596 369, Aug. 3, 1971.
[8] A. Yazdani, H. Sepahvand, M. L. Crow, and M. Ferdowsi, "Fault detection and mitigation in multilevel converter STATCOMs," IEEE Trans. Ind. Electron., vol. 58, no. 4, pp. 1307-1315, Apr. 2011.
[9] J. Shi, W. Gou, H. Yuan, T. Zhao, and A. Q. Huang, "Research on voltage and power balance control for cascaded modular solid-state transformer," IEEE Trans. Power Electron., vol. 26, no. 4, pp. 1154-1166, Apr. 2011.
[10] W. McMurray, "Power converter circuits having a high-frequency link," U.S. Patent 3517 300, Jun. 23, 1970.
[11] F. Defay, A. M. Llor, and M. Fadel, "A predictive control with flying capacitor balancing of a multicell active power filter," IEEE Trans. Ind. Electron., vol. 55, no. 9, pp. 3212-3220, Sep. 2008.
[12] R. Ghosh and G. Narayanan, "Generalized feedforward control of single-phase PWM rectifiers using disturbance observers," IEEE Trans. Ind. Electron., vol. 54, no. 2, pp. 984-993, Apr. 2007.
[13] Y. Han, L. Xu, M. M. Khan, C. Chen, G. Yao, and L.-D. Zhou, "Robust deadbeat control scheme for a hybrid APF with resetting filter and ADALINE-based harmonic estimation algorithm," IEEE Trans. Ind. Electron., vol. 58, no. 9, pp. 3893-3904, Sep. 2011.
[14] J. Salaet, S. Alepuz, A. Gilabert, J. Bordonau, and J. Peracaula, "D-Q modeling and control of a single-phase three-level boost rectifier with power factor correction and neutral-point voltage balancing," in Proc. IEEE Power Electron. Specialists Conf., 2002, vol. 2, pp. 514-519.
[15] F. Defay, A. M. Llor, and M. Fadel, "Direct control strategy for a four-level threephase flying-capacitor inverter," IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2240-2248, Jul. 2010.
[16] P. C. Krause, O. Wasynczuk, and S. D. Sudhoff, Analysis of electric machinery and drive systems, 2nd ed. New York: IEEE Press, 2002.
[17] R. Stala, S. Pirog, M. Baszynski, A. Mondzik, A. Penczek, J. Czekonski, and S. Gasiorek, "Results of investigation of multicell converters with balancing circuit Part I," IEEE Trans. Ind. Electron., vol. 56, no. 7, pp. 2610-2619, Jul. 2009.
[18] R. Stala, S. Pirog, A. Mondzik, M. Baszynski, A. Penczek, J. Czekonski, and S. Gasiorek, "Results of investigation of multicell converters with balancing circuit Part II," IEEE Trans. Ind. Electron., vol. 56, no. 7, pp. 2620-2628, Jul. 2009.
[19] R. Stala, "The switch-mode flying-capacitor dc-dc converters with improved natural balancing," IEEE Trans. Ind. Electron., vol. 57, no. 4, pp. 1369-1382, Apr. 2010.
[20] J. P. Lavieville, O. Bethoux, P. Carrere, and T. A. Meynard, "Electronic circuit for converting electrical energy," U.S. Patent 5726 870, 1998.
[21] G. Carrara, S. Gardella, M. Marchesoni, R. Salutari, and G. Sciutto, "A new multilevel PWM method: a theoretical analysis," IEEE Trans. Ind. Electron., vol. 7, no. 3, pp. 497-505, Jul. 1992.
[22] A. Ruderman and B. Reznikov, "Simple comparison of different PWM strategies for a three-level H-bridge flying capacitor converter," in Proc. Int. Conf. Optimization Elect. and Electron. Equipment 2010, pp. 544-550.
[23] C. Feng, J. Liang, and V. G. Agelidis, "Modified phase-shifted PWM control for flying capacitor multilevel converters," IEEE Trans. Power Electron., vol. 22, no. 1, pp. 178-185, Jan. 2007.
[24] T. A. Meynard, M. Fadel, and N. Aouda, "Modeling of multilevel converters," IEEE Trans. Ind. Electron., vol. 44, no. 3, pp. 356-364, Jun. 1997.
[25] B. Reznikov and A. Ruderman, "Four-level single-leg flying capacitor converter voltage balance dynamics analysis," in Proc. European Power Electron. and Applicat. Conf., 2009, pp. 1-10.
[26] A. Shukla, A. Ghosh, and A. Joshi, "Static shunt and series compensations of an SMIB system using flying capacitor multilevel inverter," IEEE Trans. Power Del., vol. 20, no. 4, pp. 2613-2622, Oct. 2005.
[27] T. A. Meynard, H. Foch, P. Thomas, J. Courault, R. Jakob, and M. Nahrstaedt, "Multicell converters: basic concepts and industry applications," IEEE Trans. Ind. Electron., vol. 49, no. 5, pp. 955-964, Oct. 2002.
[28] L. Xu and V. G. Agelidis, "Active capacitor voltage control of flying capacitor multilevel converters," IEE Proc. Electric Power Appl., vol. 151, no. 3, pp. 313320, May 2004.
[29] M. Khazraei, H. Sepahvand, K. A. Corzine, and M. Ferdowsi, "Active capacitor voltage balancing in single-phase flying capacitor multilevel power converters," IEEE Trans. Ind. Electron., vol. 59, no. 2, pp. 769-778, Feb. 2012.
[30] G. Gateau, M. Fadel, P. Maussion, R. Bensaid, and T. A. Meynard, "Multicell converters: active control and observation of flying-capacitor voltages," IEEE Trans. Ind. Electron., vol. 49, no. 5, pp. 998-1008, Oct. 2002.
[31] A. Shukla, A. Ghosh, and A. Joshi, "Improved multilevel hysteresis current regulation and capacitor voltage balancing schemes for flying capacitor multilevel inverter," IEEE Trans. Power Electron., vol. 23, no. 2, pp. 518-529, Mar. 2008.
[32] N. Mohan, T. M. Undeland, and W. P. Robbins, Power electronics: converters, applications, and design, 3rd ed. Hoboken, NJ: John Wiley \& Sons, 2003.
[33] S. Thielemans, A. Ruderman, B. Reznikov, and J. A. A. Melkebeek, "Selfprecharge for single-leg odd-level multilevel converter," in Proc. IET Int. Conf. Power Electron. Machines and Drives, 2010, pp. 1-6.
[34] S. Thielemans, A. Ruderman, and J. Melkebeek, "Self-precharge in single-leg flying capacitor converters," in Proc. Annu. Conf. IEEE Ind. Electron., 2009, pp. 812-817.
[35] Y.-M. Park, J.-Y. Yoo, and S.-B. Lee, "Practical implementation of PWM synchronization and phase-shift method for cascaded H-Bridge multilevel inverters based on a standard serial communication protocol," IEEE Trans. Ind. Appl., vol. 44, no. 2, pp. 634-643, Mar. 2008.
[36] B. P. McGrath and D. G. Holmes, "Multicarrier PWM strategies for multilevel inverters," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 858-867, Aug. 2002.
[37] M. P. Kazmierkowski, L. G. Franquelo, J. Rodriguez, M. A. Perez, and J. I. Leon, "High-performance motor drives," IEEE Ind. Electron. Mag., vol. 5, no. 3, pp. 626, Sep. 2011.

## III. A HIGH VOLTAGE GAIN BIDIRECTIONAL DC-DC CONVERTER


#### Abstract

A high-voltage-gain bi-directional dc-dc power electronic converter is proposed. The proposed converter can easily achieve high step-up/step-down voltage gains while benefitting from a continuous input/output current. The proposed converter is composed of a bidirectional boost converter cascaded with a bidirectional switched capacitor (SC) converter. The SC converter with the proposed multiphase switching scheme achieves higher gains with a low component count. Therefore, it benefits from higher power density and efficiency. In addition, it can achieve various voltage gains which makes it appealing for a variety of renewable and energy storage applications. A 200-W prototype of the proposed converter with $V_{\text {in }}=24 \mathrm{~V}$ and $V_{\text {out }}=400 \mathrm{~V}$ has been developed to validate the analytical results.


## I. Introduction

Recent growth in energy storage and battery powered applications has resulted in the requirement of high-voltage-gain bidirectional dc-dc converters. Moreover, bidirectional dc-dc converters are widely used in applications such as renewable energy systems, telecommunication systems, hybrid electric vehicles, uninterrupted power supplies, dc microgrids, etc. [1-5]. Such converters can be used for interfacing renewable energy sources and energy storage systems to the 400V-dc bus (shown in Figure 1) [6, 7]. These applications require converters with high-voltage-gain and high efficiency with reduced weight, volume, and cost. In order to link solar panels or battery cells to a 400 V dc bus, a number of solar panels or battery cells are required to be connected in series to
attain the required voltage. This leads to reduced system reliability as failure in any one panel/cell in the string of panels/cells would result in failure of the whole string. Thus having a bidirectional dc-dc converter with high step-up/step-down voltage gains would improve the system reliability as several of these panels/cells can be linked individually to the $400-V d c$ bus. Furthermore, mismatch between individual panels/cells would not affect the output power.


Figure 1. High gain bidirectional dc-dc converter in dc-microgrid system.

A bidirectional dc-dc converter has been proposed in this paper which has a bidirectional boost converter cascaded with a novel bidirectional switched capacitor (SC) converter. The proposed converter can easily achieve high step-up/step-down voltage gains while benefitting from a continuous input/output current. The proposed converter has low voltage stresses across the components and requires a simple controller. Conventional voltage and current mode control schemes can be easily implemented for the proposed converter.

SC dc-dc converters are fast gaining popularity as their power density is high and they have high efficiencies even at light load conditions while maintaining good no-load output voltage regulation [8-16]. There are several limitations of SC converters like large number of switching devices with pulsating input and device currents. Additional inductors have been used in resonant switched capacitor converters to mitigate the pulsating current and reduce the switching losses [17, 18]. Moreover, combinations of SC converters and inductors have been proposed to achieve large voltage conversion ratios [19-21]. This paper proposes a SC converter with a multiphase switching scheme. The proposed SC converter has several advantages like - a) less number of switching devices, b) higher gains for lower parts count, c) variable gains can be achieved by multiphase operation, d) low component stresses, e) higher efficiency, f) reduced weight, volume and cost, hence higher power density, g) bidirectional power flow achieved by minimal switch realization.

In Section II the proposed SC converter with multiphase switching scheme is introduced and different modes of operation are explained. In Section III, the output impedance of the proposed SC converter is derived. Sections IV and V discuss the switch realization for bidirectional operation and component selection. Section VI introduces the bidirectional dc-dc converter for energy storage applications. In Section VII experimental results for the prototype converter are provided and Section VIII concludes the paper.

## II. Modified Multiphase Voltage Doublers

The basic two phase switched capacitor (TPSC) voltage doubler is shown in Figure 2 [9, 10, 22-26]. It has two modes of operation. In mode I, capacitor $C_{1}$ is charged
to input voltage $V_{\text {in }}$ and $C_{\text {out }}$ transfers charge to the next stage. In mode II, input voltage source $V_{i n}$ is placed in series with $C_{1}$ and transfer charge to output capacitor $C_{o u t}$. The output voltage $V_{\text {out }}$ is $2 V_{\text {in }}$ which is the sum of the input voltage and the voltage due to the final charge in $C_{1}$. In order to achieve gains greater than 2 , several voltage doublers can be cascaded. Figure 3 shows $n$ TPSC voltage doublers cascaded to achieve a voltage gain of $2^{n}$. It requires $4 n$ switches and $2 n$ capacitors (including the output capacitor).


Figure 2. TPSC voltage doubler.


Figure 3. $n$-stage TPSC voltage doubler.

Many power electronic converter applications require higher efficiencies, lower volume, lower weight and lower production costs [27]. The power density of a converter can be increased by reducing the component count. As capacitors consume larger volume and area compared to switches, reducing the number of capacitors will significantly increase the power density of SC converters. Multiphase voltage doublers (MPVDs) were proposed which require $4 n$ switches and $n+1$ capacitors (including the output capacitor) to achieve a voltage gain of $2^{n}$ (shown in Figure 4) [10, 25, 28-31]. They require $2 n$ switching signals which can be easily generated by frequency division. They have a lower number of capacitors compared to $n$-stage TPSC voltage doublers. Therefore, they use lesser footprint and achieve higher power density.


Figure 4. $n$-stage multiphase voltage doubler.

Furthermore, it can be observed that the multiphase switching scheme makes the right-hand-side bottom leg switch of each stage (as shown in Figure 4) in series with the upper leg switches of the next stage. Therefore, the component count can be further reduced by removing the redundant switches in the bottom legs (shown in Figure 5). Lower number of switches would reduce the switching and conduction losses in the converter. Moreover, it would require lesser switch driver circuitry and hence would improve the efficiency and power density of the SC converter.


Figure 5. Proposed $n$-stage modified multiphase voltage doubler (MMPVD).

An $n$-stage modified multiphase voltage doubler (MMPVD) with reduced number of switches has been proposed. It has a voltage gain of $2^{n}$ (shown in Figure 5) and
requires $3 n+1$ switches and $n+1$ capacitors (including the output capacitor). Similar to MPVD, it also requires $2 n$ switching signals based on frequency division. It can be observed that the MMPVD circuit structure shown in Figure 5 is similar to that of an $n$ stage Fibonacci converter [10-12, 32-35]. However, the proposed SC converter can be used to achieve gains greater than that of a Fibonacci converter by just changing the switching scheme for the same parts count (as shown in Figure 6).


Figure 6. Voltage gain of MMPVD and Fibonacci converters.

To achieve a voltage gain of $M_{V}=8$, a 3-stage MMPVD (shown in Figure 7) is used which requires 10 switches, 6 switching signals, and 4 capacitors. Figure 8 shows the switching scheme for the 3-stage MMPVD circuit based on frequency division. It can be observed from Figure 8, that the switching signals for any stage have a frequency half of the preceding stage with the same pulse width.


Figure 7. 3-stage MMPVD circuit.


Figure 8. Switching scheme for 3-stage MMPVD.

Table I compares the component count of different topologies for a voltage gain $M_{V}=8$. It can be observed that MMPVD has lower number of switches compared to MPVDs proposed in [10] (compare Figs. 4 and 5). The operation of the proposed SC converter with 3 -stages can be explained in eight different modes (shown in Figure 8). The charge is transferred to the output by charging the capacitors in different modes of operation by turning ON appropriate switches and then discharging into the load.

Table I. Number of Devices Required for Voltage Gain $M_{V}=8$

|  | TPVD | Fibonacci | MPVD | MMPVD |
| :---: | :---: | :---: | :---: | :---: |
| $n$ (number of stages) | 3 | 4 | 3 | 3 |
| Switches | 12 | 12 | 12 | 10 |
| Capacitors | 6 | 5 | 4 | 4 |

## A. Mode-I, III, V, VII

In these modes of operation, switches $S_{1}$ and $S_{3}$ are turned ON and capacitor $C_{1}$ is connected to the input voltage source and is charged to $V_{i n}$ (shown in Figure 9).

$$
\begin{equation*}
V_{C 1}=V_{i n} \tag{1}
\end{equation*}
$$



Figure 9. Equivalent circuit for modes-I, III, V, VII of MMPVD operation.

## B. Mode-II, VI

In these modes, switches $S_{2}, S_{4}$, and $S_{6}$ are turned ON (shown in Figure 10). During this mode capacitor $C_{2}$ is connected to the input source in series with capacitor $C_{1}$. The charge stored in $C_{1}$ is transferred to capacitor $C_{2}$ which is charged to a voltage equal to the sum of the input voltage and the voltage due to the charge in $C_{1}$ and is given by

$$
\begin{equation*}
V_{C 2}=V_{i n}+V_{C 1}=2 V_{i n} \tag{2}
\end{equation*}
$$



Figure 10. Equivalent circuit for modes-II, VI of MMPVD operation.

## C. Mode-IV

In mode IV of operation, switches $S_{2}, S_{5}, S_{7}$, and $S_{9}$ are ON (shown in Figure 11). Capacitor $C_{3}$ is connected to the input source in series with capacitors $C_{1}$ and $C_{2}$. The charge is transferred to $C_{3}$ and is charged to a voltage equal to the sum of the input voltage and the voltages due to the charges in $C_{1}$ and $C_{2}$ and is given by

$$
\begin{equation*}
V_{C 3}=V_{i n}+V_{C 1}+V_{C 2}=4 V_{i n} \tag{3}
\end{equation*}
$$



Figure 11. Equivalent circuit for mode-IV of MMPVD operation.
D. Mode-VIII

In mode VIII, switches $S_{2}, S_{5}, S_{8}$, and $S_{10}$ are turned ON (shown in Figure 12). The load is connected to the source in series with capacitors $C_{1}, C_{2}$, and $C_{3}$ and the charge stored in these capacitors is discharged into the load. The output voltage is the sum of the input voltage and the capacitor voltages due to the final charges in $C_{1}, C_{2}$, and $C_{3}$, which is given by

$$
\begin{equation*}
V_{\text {out }}=V_{\text {in }}+V_{C 1}+V_{C 2}+V_{C 3}=8 V_{\text {in }} \tag{4}
\end{equation*}
$$



Figure 12. Equivalent circuit for mode-VIII of MMPVD operation.

The proposed SC converter can achieve different gains by changing the switching scheme as shown in Table II below. Moreover, it can also achieve gains similar to that of a Fibonacci converter. Thus the capability of the proposed SC converter to achieve variable gains makes it very versatile and useful for many applications.

Table II. Different Gains of MMPVD

| 3-Stage | Mode I | Mode II | Mode III | Mode IV | Mode V | Mode VI | Mode VII | Mode VIII |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8x-Gain | $S_{1}, S_{3}$ | $S_{2}, S_{4}, S_{6}$ | $S_{1}, S_{3}$ | $S_{2}, S_{5}, S_{7}$, <br> $S_{9}$ | $S_{1}, S_{3}$ | $S_{2}, S_{4}, S_{6}$ | $S_{1}, S_{3}$ | $S_{2}, S_{5}, S_{8}$, <br> $S_{10}$ |
| 7x-Gain | $S_{1}, S_{3}$ | $S_{2}, S_{4}, S_{6}$ | $S_{1}, S_{3}$ | $S_{2}, S_{5}, S_{7}$, <br> $S_{9}$ | $S_{1}, S_{3}$ | $S_{2}, S_{4}, S_{6}$ | $S_{1}, S_{5}, S_{8}$, <br> $S_{10}$ |  |
| 6x-Gain | $S_{1}, S_{3}$ | $S_{2}, S_{4}, S_{6}$ | $S_{1}, S_{3}$ | $S_{2}, S_{5}, S_{7}$, <br> $S_{9}$ | $S_{1}, S_{3}$ | $S_{2}, S_{4}, S_{8}$, <br> $S_{10}$ |  |  |
| 5x-Gain | $S_{1}, S_{3}$ | $S_{2}, S_{4}, S_{6}$ | $S_{1}, S_{3}$ | $S_{2}, S_{5}, S_{7}$, <br> $S_{9}$ | $S_{1}, S_{4}$, <br> $S_{8}, S_{10}$ |  |  |  |
| 4x-Gain | $S_{1}, S_{3}$ | $S_{2}, S_{4}, S_{6}$ | $S_{1}, S_{3}$ | $S_{2}, S_{5}, S_{7}$, <br> $S_{10}$ |  |  |  |  |
| 3x-Gain | $S_{1}, S_{3}$ | $S_{2}, S_{4}, S_{6}$ | $S_{1}, S_{5}, S_{7}$, <br> $S_{10}$ |  |  |  |  |  |
| 2x-Gain | $S_{1}, S_{3}$ | $S_{2}, S_{4}, S_{7}$, <br> $S_{10}$ |  |  |  |  |  |  |
| 1x-Gain | $S_{1}, S_{4}$, <br> $S_{7}, S_{10}$ |  |  |  |  |  |  |  |
| Fibonacci | $S_{1}, S_{3}$, <br> $S_{5}, S_{7}, S_{9}$ | $S_{2}, S_{4}, S_{6}$ <br> $S_{8}, S_{10}$ |  |  |  |  |  |  |

## III. OUTPuT IMPEDANCE OF MMPVDs

SC converters achieve ideal voltage conversion ratios under no load conditions.
Under load conditions, the output voltage is always lower than the no load output voltage $[11,12,33]$. This is because of the energy lost in periodically charging and discharging the capacitors in order to transfer charge from input to the load. The energy loss depends on the ac ripple voltage component in the capacitor voltages. Energy is also lost in the network parasitics like capacitor ESRs and switch on time resistances during charging/discharging process of the capacitors.

In [12], it has been shown that network parasitics play an important role in the performance of the SC converters. The parasitic time constants $\tau_{i}$ with respect to
switching period $T_{S}$ is necessary to analyze and estimate the converter power losses and efficiency. If $\tau_{i} \gg T_{S}$, the capacitor voltage ripple can be approximated to be linear and state-space averaging techniques can be used to determine the steady state and dynamic behavior of the converter. If $\tau_{i}$ is close to $T_{S}$, then the non-linearity in capacitor voltage ripples cannot be neglected and modified state space averaging techniques are used to analyze the converter. When $\tau_{i} \ll T_{S}$, the charge and discharge cycles of the capacitors are completed within the switching period and the exact knowledge of the parasitics in the network is not required.

Figure 13 shows the ideal SC converter model. The turns ratio gives the ideal no load voltage gain of the converter and $R_{\text {out }}$ is the equivalent output resistance of the SC converter. The two asymptotic limits of the output impedance of SC converters related to the switching frequency are given by slow switching limit (SSL) and fast switching limit (FSL) impedance. These performance limits are required for design, analysis, and component selection for SC converters. They can also be used for comparing and selecting different SC converter topologies.


Figure 13. Ideal SC converter model.

The SSL impedance is calculated by assuming switches, capacitors and other conductive interconnects are ideal by neglecting the parasitics in the network [11, 33]. The energy loss is only due to the charging/discharging of the capacitors. In order to determine the output impedance, charge vectors are derived for the all modes of the SC converter operation using network analysis. It corresponds to the amount of charge flowing into each capacitor or an independent voltage source and is normalized with respect to the output charge. Charge vectors are calculated by having independent voltage sources $V_{\text {in }}$ and $V_{\text {out }}$ at the input and output respectively. They can be partitioned into charge flowing into the output, capacitor, and input components in each mode and can be shown as,

$$
\boldsymbol{a}^{j}=\left[\begin{array}{lll}
q_{\text {out }}^{j} & \boldsymbol{a}_{\boldsymbol{C}}^{j} & q_{\text {in }}^{j} \tag{5}
\end{array}\right]^{T} / q_{\text {out }}
$$

where $\boldsymbol{a}_{\boldsymbol{C}}^{\boldsymbol{j}}$ is the vector of charge flowing into each capacitor in the $j^{\text {th }}$ mode and is given by,

$$
\boldsymbol{a}_{\boldsymbol{C}}^{j}=\left[\begin{array}{llll}
q_{C 1}^{j} & q_{C 2}^{j} & \ldots \ldots & q_{C n}^{j} \tag{6}
\end{array}\right]^{T} / q_{\text {out }}
$$

As described earlier, there are 8 topological modes of operation for the 3 -stage MMPVD. Similarly, an $n$-stage MMPVD has $2 n$ switching signals and will have $2^{n}$ topological modes of operation. For a 3-stage MMPVD, the charge vectors for different modes can be described as,

$$
\left[\boldsymbol{a}^{1}\left|\boldsymbol{a}^{2}\right| \boldsymbol{a}^{3}\left|\boldsymbol{a}^{4}\right| \boldsymbol{a}^{5}\left|\boldsymbol{a}^{6}\right| \boldsymbol{a}^{7} \mid \boldsymbol{a}^{8}\right]=\left[\begin{array}{cccccccc}
0 & 0 & 0 & 0 & 0 & 0 & 0 & 1  \tag{7}\\
1 & -1 & 1 & -1 & 1 & -1 & 1 & -1 \\
0 & 1 & 0 & -1 & 0 & 1 & 0 & -1 \\
0 & 0 & 0 & 1 & 0 & 0 & 0 & -1 \\
-1 & -1 & -1 & -1 & -1 & -1 & -1 & -1
\end{array}\right]
$$

In [11], the SSL impedance $R_{S S L}$ describing only the energy loss due to charging/discharging of capacitors has been derived based on the charge vectors. For the 3-stage MMPVD, $R_{S S L}$ is given by,

$$
\begin{equation*}
R_{S S L}=\sum_{i=1}^{3} \sum_{j=1}^{8} \frac{\left(a_{C i}^{j}\right)^{2}}{2 C_{i} f}=\frac{4}{C_{1} f}+\frac{2}{C_{2} f}+\frac{1}{C_{3} f} \tag{8}
\end{equation*}
$$

where $C_{i}$ is the capacitor in the $i^{\text {th }}$ stage, $f$ is the switching frequency of the last stage. Similarly, for an $n$-stage MMPVD, $R_{S S L}$ can be derived as,

$$
\begin{equation*}
R_{S S L}=\sum_{i=1}^{n} \sum_{j=1}^{2^{n}} \frac{\left(a_{C i}^{j}\right)^{2}}{2 C_{i} f}=\frac{2^{n-1}}{C_{1} f}+\frac{2^{n-2}}{C_{2} f}+\ldots . .+\frac{1}{C_{n} f} \tag{9}
\end{equation*}
$$

Both MPVDs and MMPVDs are similar in terms of operation with the only difference that MMPVDs have lower number of switches. Therefore, $R_{S S L}$ would be the same for both of the SC converter topologies.

When the switching frequencies increase, the parasitic time constants $\tau_{i}$ can no longer be neglected and the network parasitics like switch on-time resistances and capacitor ESRs would start dominating. The capacitors are charged/discharged by constant current flows and they do not approach equilibrium. The FSL impedance is calculated by modeling the capacitor voltages as constant and is only due to the conduction losses in the network parasitics. Normalized charge vectors for the switches
in each mode of operation is calculated based on the charge flowing into the switches by simple network analysis and can be given by,

$$
\boldsymbol{a}_{\boldsymbol{r}}^{j}=\left[\begin{array}{llll}
q_{S 1}^{j} & q_{S 2}^{j} & \ldots . . & q_{S(3 n+1)}^{j} \tag{10}
\end{array}\right]^{T} / q_{\text {out }}
$$

It can be observed that for an $n$-stage MMPVD, there are $3 n+1$ switches and $2^{n}$ modes of operation. Therefore, for a 3-stage MMPVD there are 10 switches and 8 modes of operation. The charge vectors for the switches for different modes of operation are given by,

$$
\left[\boldsymbol{a}_{r}^{1}\left|\boldsymbol{a}_{r}^{2}\right| \boldsymbol{a}_{r}^{3}\left|\boldsymbol{a}_{r}^{4}\right| \boldsymbol{a}_{r}^{5}\left|\boldsymbol{a}_{r}^{6}\right| \boldsymbol{a}_{r}^{7} \mid \boldsymbol{a}_{r}^{8}\right]=\left[\begin{array}{cccccccc}
1 & 0 & 1 & 0 & 1 & 0 & 1 & 0  \tag{11}\\
0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 \\
1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 \\
0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\
0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\
0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 1
\end{array}\right]
$$

The FSL impedance $R_{F S L}$ for 3-stage MMPVD describing the conduction losses due to the switch on-time resistances and capacitor ESRs is given by,

$$
\begin{equation*}
R_{F S L}=8\left(\sum_{i=1}^{10} \sum_{j=1}^{8} r_{T i}\left(a_{r i}^{j}\right)^{2}+\sum_{k=1}^{3} \sum_{m=1}^{8} r_{C k}\left(a_{C k}^{m}\right)^{2}\right)=176 r_{T}+112 r_{C} \tag{12}
\end{equation*}
$$

where $r_{T}$ is the switch on time resistance and $r_{C}$ is the capacitor ESR. Generally, thin film capacitors have low ESR values; therefore $R_{F S L}$ is dominated by switch on time resistances. Similarly, for an $n$-stage MMPVD, $R_{F S L}$ can be derived as,

$$
\begin{equation*}
R_{F S L}(M M P V D)=2^{n}\left(\sum_{i=1}^{3 n+1} \sum_{j=1}^{2^{n}} r_{T i}\left(a_{r i}^{j}\right)^{2}+\sum_{k=1}^{n} \sum_{m=1}^{2^{n}} r_{C k}\left(a_{C k}^{m}\right)^{2}\right)=\left(3 \times 2^{2 n}-2^{n+1}\right) r_{T}+\left(2^{2 n+1}-2^{n+1}\right) r_{C} \tag{13}
\end{equation*}
$$

The $R_{F S L}$ for an $n$-stage MPVD proposed in [10] is given by,

$$
\begin{equation*}
R_{F S L}(M P V D)=\left(4 \times 2^{2 n}-2^{n+2}\right) r_{T}+\left(2^{2 n+1}-2^{n+1}\right) r_{C} \tag{14}
\end{equation*}
$$

The approximate output impedance for the SC converters is given by [33],

$$
\begin{equation*}
R_{\text {out }} \approx \sqrt[2.54]{\sqrt{\left(R_{S S L}\right)^{2.545}+\left(R_{F S L}\right)^{2.545}}} \tag{15}
\end{equation*}
$$

It can be observed from Figs. 4 and 5 that MMPVDs have lower number of switches compared to MPVDs and hence $R_{F S L}$ of MMPVD is less than that of MPVD (see Figure 14). Simulated $R_{\text {out }}$ of the proposed MMPVD (blue stars in Figure 14) was compared with the $R_{\text {out }}$ derived analytically in (9), (13), and (15).


Figure 14. Output impedance of the proposed MMPVD.

The non-ideal voltage gain $M$ and the efficiency of the SC converters $\eta$ depend on the output impedance $R_{\text {out }}$ of the converter and are given by

$$
\begin{align*}
M & =\frac{M_{V}}{1+R_{\text {out }} / R_{L}}  \tag{16}\\
\eta & =\frac{1}{1+R_{\text {out }} / R_{L}} \tag{17}
\end{align*}
$$

It can be observed that the SC converter voltage gain and efficiency decreases with increasing load current.

## IV. Bidirectional MMPVDs

The proposed SC converter can have bidirectional capabilities by having appropriate switch realization. It is important to realize switches in a manner to minimize the number of switches in order to improve the efficiency and power density of the SC converter. The switches should have two quadrant current bidirectional operation, i.e., always blocking the positive voltage and conducting currents in both directions. Power MOSFETs can be used to realize the switches as they have reverse conduction capabilities (as shown in Figure 15). Figure 16 shows the bidirectional MMPVD, it can be observed that the anti-parallel diodes of the power MOSFETs are always reverse biased and the switches have reverse conduction capabilities for reverse power flow.


Figure 15. Two quadrant current bidirectional switch.


Figure 16. Bidirectional MMPVD.

## V. Component Selection for MMPVDs

## A. Frequency Selection

The SC converter operating frequency is important as its output impedance is frequency dependent. The converter efficiency, voltage gain, and output voltage regulation depends on the output impedance of the converter. From Figure 14, it can be observed that low output impedance for the SC converters happen in the FSL mode,
when $R_{F S L}$ dominates the output impedance. Thus from (9) and (13), the optimal switching frequency is given by,

$$
\begin{equation*}
f_{\text {opt }}>\left(\frac{2^{n-1}}{C_{1}}+\frac{2^{n-2}}{C_{2}}+\ldots . .+\frac{1}{C_{n}}\right) /\left[\left(3 \times 2^{2 n}-2^{n+1}\right) r_{T}+\left(2^{2 n+1}-2^{n+1}\right) r_{C}\right] \tag{18}
\end{equation*}
$$

## B. Capacitor Selection

If the all capacitors are assumed to be similar, i.e., $C_{1}=C_{2} \ldots=C_{n}=C$, then the optimum value of the capacitors for which the converter would have efficient operation with low output impedance is when it operates in FSL mode and $R_{F S L}$ would be dominating (shown in Figure 17). Thus from (9) and (13), the optimal value of the capacitors can be derived as,

$$
\begin{equation*}
C_{1}=C_{2} \ldots=C_{n}=C>\frac{\left(2^{n}-1\right)}{f\left[\left(3 \times 2^{2 n}-2^{n+1}\right) r_{T}+\left(2^{2 n+1}-2^{n+1}\right) r_{C}\right]} \tag{19}
\end{equation*}
$$

It can be observed that, increasing the capacitance beyond this value would not improve the performance of the converter and would only increase the size and cost of the converter. Moreover, the voltage across MMPVD capacitors is given by,

$$
\begin{equation*}
V_{C i}=2^{i-1} V_{i n} \quad \text { for } i=1,2, \ldots, n \tag{20}
\end{equation*}
$$



Figure 17. MMPVD voltage gain vs capacitance.

Therefore, the total energy delivered by the capacitors can be given by,

$$
\begin{equation*}
E_{t o t}=\sum_{i=1}^{n} \frac{1}{2} C_{i} V_{C i}^{2}=\frac{\left(2^{2 n}-1\right)}{6} C V_{i n}^{2} \tag{21}
\end{equation*}
$$

Since the size and cost of the SC converter is dominated by the capacitor sizing, the total energy delivered by the capacitors becomes a very important factor. From Figure 18, it can be observed that the total energy (normalized with respect to the total energy delivered by the capacitor in the first stage) delivered by the capacitors in the Fibonacci converter is greater than the proposed MMPVD. Therefore, the Fibonacci converter will have larger capacitor sizes, hence higher costs and lower power density compared to the proposed MMPVD topology.


Figure 18. Normalized total energy $E_{\text {tot-norm }}$ delivered by the capacitors vs voltage gain.

The energy storage capability of the capacitors depends on their voltage ratings [11]. The size and cost of the capacitors can be further optimized by minimizing the SSL impedance (scaled by switching frequency) subject to the energy constraint. The Lagrange function for the above optimization problem is given by,

$$
\begin{equation*}
L=\sum_{i=1}^{n} \sum_{j=1}^{2^{n}} \frac{\left(a_{C i}^{j}\right)^{2}}{2 C_{i}}+\lambda\left(\sum_{i=1}^{n} \frac{1}{2} C_{i} V_{C i(\text { rated })}^{2}-E_{\text {tot }}\right) \tag{22}
\end{equation*}
$$

After evaluating the partial derivatives of $L$ with respect to $C_{i}$ and $\lambda$, the optimized value for each capacitor is given by,

$$
\begin{equation*}
C_{i}=\frac{\sqrt{\sum_{j=1}^{2^{n}}\left(a_{C i}^{j}\right)^{2}}}{V_{C i(\text { rated })}} \frac{2 E_{\text {tot }}}{\sum_{k=1}^{n} V_{C k(\text { rated })} \sqrt{\sum_{j=1}^{2^{n}}\left(a_{C k}^{j}\right)^{2}}} \tag{23}
\end{equation*}
$$

Moreover, from (13) it can be observed that capacitor's ESR increases $R_{F S L}$, thus affecting the converter efficiency and gain of the converter. Therefore, it is important to select capacitors with low ESRs.

## C. MOSFET Selection

The peak blocking voltage and average current of the MOSFET depends on the stage it is connected to. It can be observed from Figure 19 that the peak blocking voltage of switch $S_{2}$ (connected to stage-1 of MMPVD) is $V_{\text {out }} / 8$. The peak blocking voltages for switches $S_{5}$ (connected to stage-2) and $S_{8}$ (connected to stage-3) are $V_{\text {out }} / 4$ and $V_{\text {out }} / 2$ respectively. The voltage stress on the switches increases with each stage and the maximum voltage stress is experienced by switches in the last stage i.e., $n^{\text {th }}$ stage, which is half of the output voltage and is given by (24). The current stress on the switches also depends on the stage they are connected to and the average current of the switches in the $i^{t h}$ stage is given by (25). The current stresses on the switches decrease with each stage.

$$
\begin{array}{ll}
V_{S}^{i}=\frac{V_{o u t}}{2^{n-i+1}} & \text { for } i=1,2, \ldots, n \\
I_{S, \text { avg }}^{i}=2^{n-i} I_{\text {out }} & \text { for } i=1,2, \ldots, n \tag{25}
\end{array}
$$



Figure 19. Voltage across switches $S_{2}, S_{5}$, and $S_{8}$ of 3-stage MMPVD.

From (13) it can be observed that $R_{F S L}$ is directly proportional to switch on time resistance $R_{o n}$. Figure 20 shows the converter gain vs. $R_{o n}$. It can be observed that $R_{o n}$ adversely affects the converter efficiency and output voltage regulation. Therefore it is very important to select MOSFETs with low $R_{D S(o n)}$.


Figure 20. MMPVD voltage gain vs switch on time resistance $R_{o n}$.

## VI. Bidirectional Converter for Microgrid Applications

The proposed converter is based on cascading bidirectional boost converter with the proposed bidirectional MMPVD stages. MMPVD stages can boost the voltage up to $2^{n}$ times, where $n$ is the number of voltage doubler stages cascaded together. In the reverse power flow direction the voltage doubler stages have a high step-down voltage gain of $1 / 2^{n}$. Thus we get both high step-up and step-down gains with the same conversion ratio in either direction of power flow. The first stage which is a bidirectional boost converter switches between boost and buck mode depending on the power flow direction. Moreover the bidirectional boost stage at the input further increases/decreases the gain of the converter.


Figure 21. Proposed bidirectional converter.

In forward power flow, the output of the bidirectional boost stage is controlled by controlling the duty ratio $d$ of switch $S_{A}$. The output of the boost stage is given by,

$$
\begin{equation*}
V_{C B}=\frac{V_{B A T T}}{(1-d)} \tag{26}
\end{equation*}
$$

Thus the input to the MMPVD stages is controlled by varying the duty cycle of the boost stage. The MMPVD stages are used to help the boost stage achieve higher gains. If an $n$-stage MMPVD is cascaded with the boost stage, then the overall gain of the proposed converter is given by,

$$
\begin{equation*}
V_{D C}=2^{n} V_{C B}=\frac{2^{n} V_{B A T T}}{(1-d)} \tag{27}
\end{equation*}
$$

The MMPVD stages are operated at fixed duty ratios, so the only way to vary the converter output voltage is by varying the duty ratio of the boost converter switch. The desired gain at the output can be achieved by selecting appropriate number of MMPVD stages.

In reverse power flow, the bidirectional boost converter operates in buck mode and the voltage is stepped down by the same factor given by,

$$
\begin{gather*}
V_{C B}=\frac{V_{D C}}{2^{n}}  \tag{28}\\
V_{B A T T}=(1-d) V_{C B}=\frac{(1-d) V_{D C}}{2^{n}} \tag{29}
\end{gather*}
$$

## VII. Experimental Results

A laboratory prototype with a 3-stage MMPVD and the bidirectional boost input stage (shown in Figure 21) is built to test and validate the proposed converter operation. The components used for building the prototype are listed in Table III. The converter is rated at 200 W with an input voltage of 24 V and an output voltage of 400 V . The control for the prototype is implemented using the TMS320F28335 digital signal processor
(DSP). The switching frequency for the bidirectional boost stage is 100 kHz with a dead time of 100 ns between complementary duty cycles for switches $S_{A}$ and $S_{B}$.

Table III. Component List for the Experimental Prototype

| Item | Reference | Rating | Part No |
| :---: | :---: | :---: | :---: |
| Inductor | $L_{B}$ | $100 \mu \mathrm{H}$ <br> $D C R=11 \mathrm{~m} \Omega$ | CTX100-10-52LP |
| MOSFET | $S_{A}, S_{B}$ | $150 \mathrm{~V}, 43 \mathrm{~A}$ <br> $R_{D S(o n)}=7.5 \mathrm{~m} \Omega$ | IPA075N15N3G |
| MOSFET | $S_{1}, S_{2}, S_{3}, S_{4}, S_{5}$, <br> $S_{6}, S_{7}, S_{8}, S_{9}, S_{10}$ | $500 \mathrm{~V}, 29 \mathrm{~A}$ <br> $R_{D S(o n)}=150 \mathrm{~m} \Omega$ | AOT29S50L |
| Capacitor <br> (Electrolytic) | $C_{B}$ | $800 \mu \mathrm{~F}, 63 \mathrm{~V}$ | B41607A8807M2 |
| Capacitor <br> (Thin Film) | $C_{1}, C_{2}, C_{3}$ | $40 \mu \mathrm{~F}, 400 \mathrm{~V}$ <br> $E S R=1.4 \mathrm{~m} \Omega$ | C4ATFBW5400A3NJ |
| Capacitor <br> (Electrolytic) | $C_{D C}$ | $1000 \mu \mathrm{~F}, 500 \mathrm{~V}$ | LNC2H102MSEF |

As discussed earlier, component selection is important for the output voltage regulation and efficiency of SC converters. The capacitors for the MMPVD stages are selected based on (19). Moreover, it is important to select capacitors with low ESR values to reduce the output impedance of the proposed SC converter. For that purpose, thin film capacitors are selected for the MMPVD stages as they have high ripple current rating and low ESRs. Electrolytic capacitors with ripple current rating of 10.3 A are used at the
output of the bidirectional boost stage and the output of the proposed bidirectional converter. The output voltage gain and efficiency of the MMPVD stage also depends on the MOSFET $R_{D S(o n)}$ (as shown in Figure 20). Therefore, it is critical to select MOSFETs with low $R_{D S(o n)}$.

Since the MMPVD topology has a multiphase operation, the optimal switching frequencies for the stages are selected such that the output impedance is minimized. Consequently, the voltage gain and efficiency of the MMPVD stage is maximized. From Figure 22, it can be observed that the voltage gain for the MMPVD stage for selected capacitors increases with frequency and the optimal frequency for the efficient operation of MMPVD is $f=10 \mathrm{kHz}$, i.e., the frequency of the first, second and third stages are $40 \mathrm{kHz}, 20 \mathrm{kHz}$, and 10 kHz respectively. Therefore, increasing the frequency further would not increase the voltage gain by much. Furthermore, switch duty ratios for switches $S_{1}$ and $S_{2}$ are $45 \%$ with the same pulse width for all the MOSFETs.


Figure 22. Simulated voltage gains of the MMPVD stage for different frequencies.

Figure 23 shows the measured voltage gain of the MMPVD stage for different frequencies at different loads. Figs. 24, 25 and 26 show the voltage across the MOSFETs in the first, second and third MMPVD stages respectively. It can be observed that the peak blocking voltages for the MOSFETs increases with each stage and is given by (24). The spikes in the voltage across the switches is due to the interconnect ESLs.


Figure 23. Measured voltage gain of the MMPVD stage.


Figure 24. Voltage waveform across switch $S_{2}$.


Figure 25. Voltage waveform across switch $S_{5}$.


Figure 26. Voltage waveform across switch $S_{8}$.

In the forward power flow, the input source is connected to the bidirectional boost stage of the proposed converter and it operates in the boost mode. Moreover, a load of $800 \Omega$ is connected at the output of the MMPVD stage (shown in Figure 21). From Figure 27, for input voltage $V_{B A T T}$ of 24 V , the voltage at the output of the proposed converter $V_{D C}$ is maintained at 400 V by varying the duty cycle of switch $S_{A}$ of the boost stage. Figure 28 shows the capacitor voltages of the MMPVD stage which is given by (20).


Figure 27. Boost stage inductor current $i_{L B}$, input voltage $v_{B A T T}$, and output voltage $v_{C B}$ waveforms in forward power flow.


Figure 28. MMPVD input voltage $v_{C B}$ and capacitor voltages $v_{C 1}, v_{C 2}$, and $v_{C 3}$ waveforms in forward power flow.

In the reversed power flow, the input source is connected to the MMPVD stage of the proposed converter and a load of $3.1 \Omega$ is connected at the output of the bidirectional boost stage and it operates in the buck mode. For an input voltage $V_{D C}$ of 400 V , the output voltage $V_{B A T T}$ is maintained at 24 V by varying the duty cycle of switch $S_{A}$ of the buck stage. Figs. 29 and 30 show the capacitor and output voltages of the MMPVD stage and the buck stage respectively.


Figure 29. MMPVD input voltage $v_{D C}$ and capacitor voltages $v_{C 1}, v_{C 2}$, and $v_{C 3}$ waveforms in reverse power flow.


Figure 30. Buck stage inductor current $i_{L B}$, input voltage $v_{C B}$, and output voltage $v_{B A T T}$ waveforms in reverse power flow.

Figure 31 shows the efficiency of the proposed converter at different load levels. The measured efficiency of the proposed bidirectional converter for 200 W of output power is $90.5 \%$. The maximum efficiency of the prototype is measured to be $92.9 \%$ at the output power of 133.6 W (shown in Figure 31).


Figure 31. Measured efficiency of the proposed bidirectional converter.

## VIII. CONCLUSION

In this paper, a high-voltage-gain bidirectional dc-dc converter has been proposed for energy storage and renewable energy applications. Such bidirectional dc-dc converters with high step-up/step-down voltage gains would improve the system reliability and are particularly useful for telecommunication and dc-microgrid applications. The proposed converter has a bidirectional boost stage cascaded with a 3stage MMPVD for achieving higher voltage conversion ratios. The proposed MMPVD can achieve higher gains for lower parts count. The proposed switched capacitor converter has higher efficiency and power density with low component stresses. Moreover, bidirectional power flow can be achieved by minimal switch realization. The experimental prototype is built to validate the operation of the proposed converter.

## IX. REFERENCES

[1] S. Lu, K. A. Corzine, and M. Ferdowsi, "A New Battery/Ultracapacitor Energy Storage System Design and Its Motor Drive Integration for Hybrid Electric Vehicles," Vehicular Technology, IEEE Transactions on, vol. 56, pp. 1516-1523, 2007.
[2] J. Perkinson, "UPS systems: a review," in Applied Power Electronics Conference and Exposition, 1988. APEC '88. Conference Proceedings 1988., Third Annual IEEE, 1988, pp. 151-154.
[3] L. Huber and M. M. Jovanovic, "A design approach for server power supplies for networking applications," in Applied Power Electronics Conference and Exposition, 2000. APEC 2000. Fifteenth Annual IEEE, 2000, pp. 1163-1169 vol.2.
[4] J. Akerlund, "-48 V DC computer equipment topology-an emerging technology," in Telecommunications Energy Conference, 1998. INTELEC. Twentieth International, 1998, pp. 15-21.
[5] Z. Qun and F. C. Lee, "High-efficiency, high step-up DC-DC converters," Power Electronics, IEEE Transactions on, vol. 18, pp. 65-73, 2003.
[6] D. Boroyevich, I. Cvetkovic, D. Dong, R. Burgos, W. Fei, and F. Lee, "Future electronic power distribution systems a contemplative view," in Optimization of Electrical and Electronic Equipment (OPTIM), 2010 12th International Conference on, 2010, pp. 1369-1380.
[7] D. Yu, Z. Xiaohu, B. Sanzhong, S. Lukic, and A. Huang, "Review of non-isolated bi-directional DC-DC converters for plug-in hybrid electric vehicle charge station application at municipal parking decks," in Applied Power Electronics Conference and Exposition (APEC), 2010 Twenty-Fifth Annual IEEE, 2010, pp. 1145-1151.
[8] D. Maksimovic and S. Dhar, "Switched-capacitor DC-DC converters for lowpower on-chip applications," in Power Electronics Specialists Conference, 1999. PESC 99. 30th Annual IEEE, 1999, pp. 54-59 vol.1.
[9] Q. Wei, C. Dong, J. G. Cintron-Rivera, M. Gebben, D. Wey, and P. Fang Zheng, "A switched-capacitor DC-DC converter with high voltage gain and reduced component rating and count," Industry Applications, IEEE Transactions on, vol. 48, pp. 1397-1406, 2012.
[10] J. A. Starzyk, J. Ying-Wei, and Q. Fengjing, "A DC-DC charge pump design based on voltage doublers," Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on, vol. 48, pp. 350-359, 2001.
[11] M. D. Seeman and S. R. Sanders, "Analysis and optimization of switchedcapacitor DC-DC converters," Power Electronics, IEEE Transactions on, vol. 23, pp. 841-851, 2008.
[12] M. S. Makowski and D. Maksimovic, "Performance limits of switched-capacitor DC-DC converters," in Power Electronics Specialists Conference, 1995. PESC '95 Record., 26th Annual IEEE, 1995, pp. 1215-1221 vol.2.
[13] R. Gregorian, K. W. Martin, and G. C. Temes, "Switched-capacitor circuit design," Proceedings of the IEEE, vol. 71, pp. 941-966, 1983.
[14] A. Ioinovici, "Switched-capacitor power electronics circuits," Circuits and Systems Magazine, IEEE, vol. 1, pp. 37-42, 2001.
[15] M. On-Cheong, W. Yue-Chung, and A. Ioinovici, "Step-up DC power supply based on a switched-capacitor circuit," Industrial Electronics, IEEE Transactions on, vol. 42, pp. 90-97, 1995.
[16] Z. Fan, D. Lei, P. Fang Zheng, and Q. Zhaoming, "A new design method for highpower high-efficiency switched-capacitor DC-DC converters," Power Electronics, IEEE Transactions on, vol. 23, pp. 832-840, 2008.
[17] J. T. Stauth, M. D. Seeman, and K. Kesarwani, "Resonant switched-capacitor converters for sub-module distributed photovoltaic power management," Power Electronics, IEEE Transactions on, vol. 28, pp. 1189-1198, 2013.
[18] M. Jabbari, "Unified analysis of switched-resonator converters," Power Electronics, IEEE Transactions on, vol. 26, pp. 1364-1376, 2011.
[19] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Switched-capacitor/switchedinductor structures for getting transformerless hybrid DC-DC PWM converters," Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 55, pp. 687696, 2008.
[20] O. Abutbul, A. Gherlitz, Y. Berkovich, and A. Ioinovici, "Step-up switchingmode converter with high voltage gain using a switched-capacitor circuit," Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on, vol. 50, pp. 1098-1102, 2003.
[21] R. D. Middlebrook, "Transformerless DC-to-DC converters with large conversion ratios," in Telecommunications Energy Conference, 1984. INTELEC '84. International, 1984, pp. 455-460.
[22] H. Martinez and J. Cosp, "Field programmable switched capacitor voltage converter," in Circuits and Systems (MWSCAS), 2012 IEEE 55th International Midwest Symposium on, 2012, pp. 794-797.
[23] P. Midya, "Efficiency analysis of switched capacitor doubler," in Circuits and Systems, 1996., IEEE 39th Midwest symposium on, 1996, pp. 1019-1022 vol.3.
[24] R. Casanova, P. Miribel-Catala, A. Saiz, M. Puig-Vidal, and J. Samitier, "Design of a step-up 400 mW @ 40 V charge-pump for microrobotics applications in a 100V-0.7mm intelligent interface technology," in Industrial Electronics, 2004 IEEE International Symposium on, 2004, pp. 1227-1229 vol. 2.
[25] Q. Fengjing, J. A. Starzyk, and J. Ying-Wei, "Analog VLSI design of multi-phase voltage doublers with frequency regulation," in Mixed-Signal Design, 1999. SSMSD '99. 1999 Southwest Symposium on, 1999, pp. 9-14.
[26] A. Saiz-Vela, P. Miribel-Catala, J. Colomer, M. Puig-Vidal, and J. Samitier, "Accurate design of two-phase voltage doublers based on a compact mathematical model," in Circuits and Systems, 2007. MWSCAS 2007. 50th Midwest Symposium on, 2007, pp. 213-216.
[27] J. W. Kolar, U. Drofenik, J. Biela, M. L. Heldwein, H. Ertl, T. Friedli, and S. D. Round, "PWM converter power density barriers," in Power Conversion Conference - Nagoya, 2007. PCC '07, 2007, pp. P-9-P-29.
[28] C. Yuen-Haw, "Two-stage current-mode multiphase voltage doubler based on PWM control," in Circuits and Systems, 2008. APCCAS 2008. IEEE Asia Pacific Conference on, 2008, pp. 1324-1327.
[29] Y. H. Chang, "Design and analysis of pulse-width modulation-based two-stage current-mode multi-phase voltage doubler," Circuits, Devices \& Systems, IET, vol. 4, pp. 269-281, 2010.
[30] C. Yuen-Haw, "Design and analysis of multistage multiphase switched-capacitor boost DC-AC inverter," Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 58, pp. 205-218, 2011.
[31] R. D. Shrivastava, D. Deshpande, L. Changzhi, and R. Gale, "An energy harvesting system using 3 -stage voltage multiplier and MPVD charge pump for wireless sensor networks," in Wireless Sensors and Sensor Networks (WiSNet), 2013 IEEE Topical Conference on, 2013, pp. 40-42.
[32] M. S. Makowski, "Realizability conditions and bounds on synthesis of switchedcapacitor DC-DC voltage multiplier circuits," Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on, vol. 44, pp. 684691, 1997.
[33] M. S. Makowski, "A note on resistive models of switched-capacitor DC-DC converters: unified incremental-graph-based formulas given," in Signals and Electronic Systems (ICSES), 2012 International Conference on, 2012, pp. 1-4.
[34] F. Ueno, T. Inoue, I. Oota, and I. Harada, "Emergency power supply for small computer systems," in Circuits and Systems, 1991., IEEE International Sympoisum on, 1991, pp. 1065-1068 vol.2.
[35] T. Tanzawa, "On two-phase switched-capacitor multipliers with minimum circuit area," Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 57, pp. 2602-2608, 2010.

## SECTION

## 2. CONCLUSION

In this dissertation, the advantages of dc distribution systems and their applications in the field of telecommunications, data centers, buildings, and microgrids has been reviewed. Selection of suitable voltage levels from system efficiency, cost, safety, and reliability standpoint has been discussed. Studies propose $380-\mathrm{Vdc}$ to be the most suitable. Challenges regarding safety and protection system technology and suitable industry standard development have also been discussed. Secondly, a family of novel high gain dc-dc converters for dc microgrid applications has been introduced. The proposed converter has two boost stages at the input and is based on diode-capacitor VM stages. It can draw power from two input sources like a multiport converter or operate in an interleaved manner when connected to a single source. The voltage gain of the proposed converter is increased by increasing the number of VM stages. Since it is a dual input converter, power sharing and MPPT algorithms can be implemented independently at each input port. The experimental prototype is built to validate the operation of the proposed converter and an efficiency of $94.1 \%$ was achieved. Finally, a high-voltage-gain bidirectional dc-dc converter has been introduced which has high step-up/step-down voltage gains with continuous input/output current. The proposed converter has a bidirectional boost stage cascaded with a novel SC converter for achieving higher voltage conversion ratios. The proposed SC converter has the same circuit structure as that of a Fibonacci converter; however, it can achieve higher gains for a lower parts count due to
the multiphase switching scheme. Furthermore, bidirectional power flow can be achieved by minimal switch realization. The experimental prototype is built to validate the operation of the proposed converter and maximum efficiency of $92.9 \%$ was achieved for this converter. The proposed high gain dc-dc converters can be used for renewable energy and energy storage applications where each solar panel or battery cell can be individually linked to the $400-\mathrm{Vdc}$ bus of a dc microgrid.

Future work can be done on developing average and small signal models for designing controllers for the proposed converters. Moreover, control strategies can be developed for implementing MPPT and power sharing algorithms for the proposed multiport converters with two independent sources. Integration of these converters in dc microgrid systems and their effects on the overall system stability and reliability can also be explored. Furthermore, efficiency of the proposed converters can be further improved by better design and PCB layout.

## REFERENCES

[1] N. Vazquez, L. Estrada, C. Hernandez, and E. Rodriguez, "The tapped-inductor boost converter," in Industrial Electronics, 2007. ISIE 2007. IEEE International Symposium on, 2007, pp. 538-543.
[2] S. V. Araujo, R. P. Torrico-Bascope, and G. V. Torrico-Bascope, "Highly efficient high step-up converter for fuel-cell power processing based on threestate commutation cell," Industrial Electronics, IEEE Transactions on, vol. 57, pp. 1987-1997, 2010.
[3] G. A. L. Henn, R. N. A. L. Silva, Pra, x00E, P. P. a, L. H. S. C. Barreto, and D. S. Oliveira, "Interleaved-boost converter with high voltage gain," Power Electronics, IEEE Transactions on, vol. 25, pp. 2753-2761, 2010.
[4] Y. Hu, Y. Deng, J. Long, X. Lu, and X. He, "A high step-up passive absorption circuit used in non-isolated high step-up converter," in Applied Power Electronics Conference and Exposition (APEC), 2013 Twenty-Eighth Annual IEEE, 2013, pp. 1966-1971.
[5] T. Kuo-Ching and H. Chi-Chih, "High step-up high-efficiency interleaved converter with voltage multiplier module for renewable energy system," Industrial Electronics, IEEE Transactions on, vol. 61, pp. 1311-1319, 2014.
[6] T. Kuo-Ching, H. Chi-Chih, and S. Wei-Yuan, "A high step-up converter with a voltage multiplier module for a photovoltaic system," Power Electronics, IEEE Transactions on, vol. 28, pp. 3047-3057, 2013.
[7] W. Li and X. He, "ZVT interleaved boost converters for high-efficiency, high step-up DC-DC conversion," Electric Power Applications, IET, vol. 1, pp. 284290, 2007.
[8] W. Li and X. He, "Zero-voltage transition interleaved high step-up converter with built-in transformer," Power Electronics, IET, vol. 4, pp. 523-531, 2011.
[9] W. Li, W. Li, X. He, S. Lambert, and V. Pickert, "Performance analysis of ZVT interleaved high step-up converter with built-in transformer," in Power Electronics, Machines and Drives (PEMD 2010), 5th IET International Conference on, 2010, pp. 1-6.
[10] H. Liangzong and L. Jiazhi, "High step-up converter with passive lossless clamp circuit and switched-capacitor: Analysis, design, and experimentation," in Applied Power Electronics Conference and Exposition (APEC), 2013 Twenty-Eighth Annual IEEE, 2013, pp. 2070-2077.
[11] G. V. Torrico-Bascope, R. P. Torrico-Bascope, D. S. Oliveira, F. L. M. Antunes, S. V. Araujo, and C. G. C. Branco, "A generalized high voltage gain boost converter based on three-state switching cell," in IEEE Industrial Electronics, IECON 2006-32nd Annual Conference on, 2006, pp. 1927-1932.
[12] L. Weichen, X. Xin, L. Chushan, L. Wuhua, and H. Xiangning, "Interleaved high step-up ZVT converter with built-in transformer voltage doubler cell for distributed PV generation system," Power Electronics, IEEE Transactions on, vol. 28, pp. 300-313, 2013.
[13] L. Wuhua, L. Weichen, H. Xiangning, D. Xu, and W. Bin, "General derivation law of nonisolated high-step-up interleaved converters with built-in transformer," Industrial Electronics, IEEE Transactions on, vol. 59, pp. 1650-1661, 2012.
[14] L. Wuhua and H. Xiangning, "An interleaved winding-coupled boost converter with passive lossless clamp circuits," Power Electronics, IEEE Transactions on, vol. 22, pp. 1499-1507, 2007.
[15] L. Wuhua and H. Xiangning, "A family of interleaved DC-DC converters deduced from a basic cell with winding-cross-coupled inductors (WCCIs) for high step-up or step-down conversions," Power Electronics, IEEE Transactions on, vol. 23, pp. 1791-1801, 2008.
[16] L. Wuhua, Z. Yi, W. Jiande, and H. Xiangning, "Interleaved high step-up converter with winding-cross-coupled inductors and voltage multiplier cells," Power Electronics, IEEE Transactions on, vol. 27, pp. 133-143, 2012.
[17] L. Wuhua, Z. Yi, D. Yan, and H. Xiangning, "Interleaved converter with voltage multiplier cell for high step-up and high-efficiency conversion," Power Electronics, IEEE Transactions on, vol. 25, pp. 2397-2408, 2010.
[18] L. Wuhua, Z. Yi, D. Yan, and H. Xiangning, "Performance analysis of an interleaved high step-up converter with voltage multiplier cell," in Applied Power Electronics Conference and Exposition (APEC), 2010 Twenty-Fifth Annual IEEE, 2010, pp. 1069-1074.
[19] Z. Yi, L. Wuhua, D. Yan, and H. Xiangning, "Analysis, design, and experimentation of an isolated ZVT boost converter with coupled inductors," Power Electronics, IEEE Transactions on, vol. 26, pp. 541-550, 2011.
[20] Y. J. A. Alcazar, D. de Souza Oliveira, F. L. Tofoli, and R. P. Torrico-Bascope, "DC-DC nonisolated boost converter based on the three-state switching cell and voltage multiplier cells," Industrial Electronics, IEEE Transactions on, vol. 60, pp. 4438-4449, 2013.
[21] S. V. Araujo, R. P. T. Bascope, G. V. T. Bascope, and L. Menezes, "Step-up converter with high voltage gain employing three-state switching cell and voltage multiplier," in Power Electronics Specialists Conference, 2008. PESC 2008. IEEE, 2008, pp. 2271-2277.
[22] L. C. Franco, L. L. Pfitscher, and R. Gules, "A new high static gain non-isolated DC-DC converter," in Power Electronics Specialist Conference, 2003. PESC '03. 2003 IEEE 34th Annual, 2003, pp. 1367-1372 vol.3.
[23] K. Pyosoo, L. Sanghyuk, P. Junsung, and C. Sewan, "High step-up interleaved boost converters using voltage multiplier cells," in Power Electronics and ECCE Asia (ICPE \& ECCE), 2011 IEEE 8th International Conference on, 2011, pp. 2844-2851.
[24] L. Sanghyuk, K. Pyosoo, and C. Sewan, "High step-up soft-switched converters using voltage multiplier cells," Power Electronics, IEEE Transactions on, vol. 28, pp. 3379-3387, 2013.
[25] F. L. Tofoli, D. de Souza Oliveira, B. Torrico, x, R. P., and Y. J. A. Alcazar, "Novel nonisolated high-voltage gain DC-DC converters based on 3SSC and VMC," Power Electronics, IEEE Transactions on, vol. 27, pp. 3897-3907, 2012.
[26] Y. Chung-Ming, C. Ming-Hui, C. Tsun-An, K. Chun-Cho, and J. Kuo-Kuang, "Cascade Cockcroft-Walton voltage multiplier applied to transformerless high step-up DC-DC converter," Industrial Electronics, IEEE Transactions on, vol. 60, pp. 523-537, 2013.

## VITA

Venkata Anand Kishore Prabhala was born on $12^{\text {th }}$ October, 1981. He graduated from National Institute of Technology, Warangal (India) with a BSEE degree in 2005. He worked as a Project Engineer at Larsen \& Toubro Ltd., India from 2005 to 2008. He completed his MSEE degree from Missouri University of Science and Technology (Rolla) in July 2010. He started his Ph.D. degree in January 2011 and graduated in December 2014 from Missouri University of Science and Technology (Rolla). His main research interests are design and control of multi-input and high-voltage-gain dc-dc power electronic converters and their application in dc microgrids. His other research interests include electric drives and application of power electronics in power systems.

