



# High performance computing engines for the FPGA-based simulation of the ULM

Tarek Ould-Bachir<sup>a,\*</sup>, Hossein Chalangar<sup>b,1</sup>, Keyhan Sheshyekani<sup>b</sup>, Jean Mahseredjian<sup>b</sup>

<sup>a</sup> Department of Computer Engineering and Software Engineering, Polytechnique Montréal, Montreal, Canada

<sup>b</sup> Department of Electrical Engineering, Polytechnique Montréal, Montreal, Canada

## ARTICLE INFO

### Keywords:

FPGA-Based simulation  
Universal line model  
Real-time simulation  
Travelling-wave fault location

## ABSTRACT

This paper presents a design methodology for the FPGA-based simulation of the Universal Line Model (ULM). The proposed approach yields a higher computational performance compared to alternative implementations reported in the literature. Such performance allows the use of the FPGA model in real-time simulation applications or for the acceleration of offline EMT programs. A state-space approach is used to perform the time-domain simulation of the pole-residue form of the rational fitting of the characteristic admittance and propagation functions. The paper also discusses the appropriate scheduling of the ULM computations and proper management of the history terms that lead to an optimized hardware utilization, low latency response times, and higher computational performances using floating-point arithmetic.

## 1. Introduction

The Universal Line Model (ULM) [1] is a wide-band frequency-dependent model for lines and cables. The model includes full frequency dependency of the Transmission Line (TL) and cable parameters. The ULM with its various improvements [2–4] is currently recognized as being the most accurate wide-band model. The ability to run the ULM on FPGA is justified by various application requirements such as Hardware-in-the-Loop (HIL)-based testing of Travelling Wave Fault Locators (TWFLs). Modern TWFLs can locate a fault within a tower span ( $\pm 300$  m), but require 1 MHz sampling rate to achieve such performance. Real-time simulators can indeed be used for providing a comprehensive test-bench for protection relays. Such a setup can be beneficial in the sense that it provides flexibility for selecting power system parameters as well as fault type and location while allowing the regeneration of real-time signals. Moreover, real-time simulators provide the possibility of in-situ testing of protection relays. However, for a HIL setup to function properly as a TWFL testbed, the simulated network necessitates a sub-microsecond time-step as well as accurate frequency-dependent line models [5].

CPU-based real-time simulation of the ULM have been shown to be rather computationally expensive for real-time simulation purposes because of the high fitting order of the lines [6], with simulation time-steps in the  $> 10 \mu\text{s}$  range. On the other hand, FPGA-based real-time

implementations of the ULM have been proposed in the literature, but fail to reduce the simulation time-step below  $1 \mu\text{s}$ . Recently, an FPGA-based implementation of the ULM for HIL-based testing of TWFLs has been proposed in [7]. The line model is based on the second-order realization of TL's state-space equations [8] and achieves a time-step of  $1.42 \mu\text{s}$ , while sustaining a clock frequency of 175 MHz.

To achieve a better performance, this work proceeds by increasing the clock frequency and deepening the pipeline to improving the computational performance. This however comes typically with a latency penalty. Hence, a thought-out rescheduling of the ULM equations is proposed to achieve more FLOPS at a lower latency. The real-time simulation of the ULM reported in this work can sustain a 250 MHz clock frequency and is shown to achieve a time-step as low as 200 ns, while offering proper accuracy for HIL-based TWFL testing.

The remainder of this paper is organized as follows. The theoretical background of the ULM is presented in Section 2. The proposed FPGA-based design methodology for an ULM simulator is discussed in Section 3. Section 4 elaborates on the test cases used to assess the performance of the FPGA model against EMTP [9] and discusses the footprint of the FPGA implementation as well as the computational accuracy resulting from the use of a non-standard floating-point (FP) format.

\* Corresponding author.

E-mail addresses: [tarek.ould-bachir@polymtl.ca](mailto:tarek.ould-bachir@polymtl.ca) (T. Ould-Bachir), [hossein.chalangar@polymtl.ca](mailto:hossein.chalangar@polymtl.ca) (H. Chalangar), [keyhan.sheshyekani@polymtl.ca](mailto:keyhan.sheshyekani@polymtl.ca) (K. Sheshyekani), [jean.mahseredjian@polymtl.ca](mailto:jean.mahseredjian@polymtl.ca) (J. Mahseredjian).

<sup>1</sup> These authors contributed equally to this work.




Fig. 1. (a) General view of a TL showing the reflected and incident currents in its terminals  $k$  and  $m$  in frequency domain; (b) The Norton equivalents of the TL in the time domain.

## 2. Universal line model

### 2.1. ULM modelling approach

The aim of this section is to briefly recall the theoretical basis of the ULM. Fig. 1 shows a typical multi-conductor line (or cable) of length  $l$  with sending end  $k$ , receiving end  $m$ , characteristic admittance  $Y_c$ , and propagation function  $H$ . The frequency domain equations of the line are solved at each end. The current  $I_k$  at end  $k$  is given by:

$$I_k = I_{shk} - 2I_{ik} \quad (1)$$

$$I_{shk} = Y_c V_k \quad (2)$$

$$I_{ik} = H I_{rm} \quad (3)$$

where  $I_k$  and  $V_k$  are the terminal current and voltage at end  $k$ , whereas  $I_{ik}$  is the incident current at node  $k$ , and  $I_{rm}$  is the reflected current from node  $m$ , as shown in Fig. 1a. Similar equations are obtained for the receiving end  $m$  by interchanging subscripts  $k$  and  $m$ .

The time domain simulation of the TL is carried out using the approach described in [6]. From the equations, the line can be modeled by making use of two Norton equivalents at both terminations, as shown in Fig. 1b. The Norton equivalent for terminal  $k$  yields:

$$i_k(t) = G_{TL} V_k(t) - i_k^{hist}(t) \quad (4)$$

where  $G_{TL}$  is the admittance matrix associated with the transmission line (see Appendix A.1). We also have:

$$i_{rk}(t) = i_k(t) - i_{ik}(t) \quad (5)$$

The admittance  $Y_c$  and propagation function  $H$  are rationally fitted in the frequency domain, which results in the following pole-residue identification forms:

$$Y_c \simeq G_0 + \sum_{j=1}^{N_{Y_c}} \frac{R_j}{s - p_j} \quad (6)$$

$$H \simeq \sum_{i=1}^{N_g} \left( \sum_{j=1}^{N_{H_i}} \frac{R_{i,j}}{s - p_{i,j}} \right) e^{-s\tau_i} \quad (7)$$

where  $N_{Y_c}$ ,  $R_j$  and  $p_j$  are respectively the fitting order, residue matrices and the poles resulting from the fitting of  $Y_c$ . Likewise,  $N_g$ ,  $N_{H_i}$ ,  $R_{i,j}$ ,  $p_{i,j}$  denote respectively the number of fitting groups, the fitting order of each modal group  $i$  ( $i \in \{1, 2, \dots, N_g\}$ ), the residue matrices and the poles resulting from the fitting of the propagation function  $H$ .  $\tau_i$  is the minimum phase delay associated with each modal group.

These approximations are evaluated in the time-domain using the state-space approach discussed in [6]. State vectors  $x^Y$  and  $x^H$  are associated with  $Y_c$  and  $H$  respectively and updated at each simulation time-point using:

$$x_j^Y(t + \Delta t) = \alpha_j^Y x_j^Y(t) + \beta_j^Y v_k(t) \quad (8)$$

$$x_{ij}^H(t + \Delta t) = \alpha_{ij}^H x_{ij}^H(t) + \beta_{ij}^H \{i_{rm}(t - \tau_i) + i_{rm}(t - \tau_i + \Delta t)\} \quad (9)$$

The time domain shunt and incident currents at the sending end  $k$  are then obtained for the next time-point as follows:

$$i_{shk}^{hist}(t + \Delta t) = \sum_{j=1}^{N_Y} x_j^Y(t + \Delta t) \quad (10)$$

$$i_{ik}(t + \Delta t) = \sum_{i=1}^{N_g} \sum_{j=1}^{N_{H_i}} x_{ij}^H(t + \Delta t) \quad (11)$$

and contribute to the total history term as given below:

$$i_k^{hist}(t + \Delta t) = 2i_{ik}(t + \Delta t) - i_{shk}^{hist}(t + \Delta t) \quad (12)$$

The closed form expressions for the line parameters  $G_{TL}$ ,  $\alpha_j$ ,  $\alpha_{ij}$ ,  $\beta_{ij}$ , and  $C_j$  are given in Appendix A.1.

Propagation time delays  $\tau_i$  are not integer multiples of the simulation time-step. Hence, a circular buffer is employed to store past values of the reflected current  $i_{rm}$  and a linear interpolation is used to obtain  $i_{rm}(t - \tau_j)$  and  $i_{rm}(t - \tau_j + \Delta t)$ .

### 2.2. ULM time domain simulation

The following 6-step algorithm is used to simulate the ULM in time-domain with a fixed time-step  $\Delta t$ .

1. Solve network equations to obtain the terminal voltages and the reflected currents at each terminal of the line for the present simulation time-point, i.e.  $v_k(t)$ ,  $v_m(t)$ ,  $i_{rk}(t)$ , and  $i_{rm}(t)$ ;
2. Update the buffers storing reflected currents using the results from Step 1);
3. For each terminal of the line, update the state vectors  $x_j^Y(t + \Delta t)$  and  $x_{ij}^H(t + \Delta t)$  using Eqs. (8) and (9) respectively;
4. Compute the shunt history vector  $i_{sh}^{hist}(t + \Delta t)$  and the incident current vector  $i_i(t + \Delta t)$  at each terminal using Eqs. (10) and (11) respectively;
5. Compute the total history vectors  $i_k^{hist}(t + \Delta t)$  and  $i_m^{hist}(t + \Delta t)$  for the next time-point using Eq. (12);
6. Set  $t = t + \Delta t$  and go to Step 1).

This algorithm is used as a foundation for the development of the proposed FPGA-based ULM simulator shown in Fig. 2.

## 3. ULM hardware architecture

### 3.1. FPGA-based ULM solver

The FPGA-based simulation of the ULM is presented in Fig. 2a. It is comprised of two main blocks, a Nodal Solver and a ULM Solver made of multiple instances of the ULM Computing Engine. The nodal solver composes network equations using the modified-augmented nodal analysis (MANA) [9]. To achieve real-time performance, the inverse of the MANA matrix is precomputed for all possible switch combinations [10]. The two solvers proceed serially, which yields the following formula for the minimum simulation time-step  $\Delta t_{\min}$ :

$$\Delta t_{\min} = \frac{1}{f_{\max}} \{\ell_{NS} + \ell_{ULM}\} \quad (13)$$

where  $f_{\max}$  is the maximum frequency that the FPGA model can handle, whereas  $\ell_{NS}$ , and  $\ell_{ULM}$  are the latencies of respectively the nodal and the ULM solvers.

A closer view of the ULM Computing Engine is given in Fig. 2b. As one can see, it is comprised of two convolutional kernels, one for




Fig. 2. (a) Nodal Solver connected to N ULM Computing Engines; (b) High-level inside view of an individual ULM Computing Engine.

conducting the convolutions involving  $Y_c$  (Eqs. (8) and (10)), the other for conducting the convolutions involving  $H$  (Eqs. (9) and (11)). The two modules being executed in parallel, the latency of the ULM Solver  $\ell_{ULM}$  is given by:

$$\ell_{ULM} = \max_{i=1}^N (\ell_{Y_c}^i, \ell_H^i) \quad (14)$$

where  $N$  is the number of ULM instances,  $\ell_{Y_c}^i$ , and  $\ell_H^i$  are the latencies of respectively Module  $Y_c$  and Module  $H$  of the ULM Computing Engine instance  $i$ . These latencies are implementation-specific.

### 3.2. Low latency ULM computing engine

Fig. 3 presents two alternative methods for implementing the convolutional kernels. Method 1 is shown in Fig. 3a. It is a direct hardware implementation of Eqs. (8)–(11). The Matrix-Vector Multiplication (MVM) and State Update blocks are used to implement Eqs. (8) and (9) in respectively the  $Y_c$  and  $H$  modules of Fig. 3a. When fully pipelined, Method 1 yields:

$$\ell_{Y_c} = \ell_{Y_c}^{dp} + N_Y \quad (15)$$

$$\ell_H = \ell_H^{dp} + N_g \max_{i=1}^{N_g} N_H^i \quad (16)$$

where  $\ell_{Y_c}^{dp}$ , and  $\ell_H^{dp}$  are the datapath latencies of respectively the  $Y_c$  and  $H$  modules.

Our aim is to reduce these latencies in order to minimize the simulation time-step. This is achieved in Method 2 by means of two complementary optimizations:

- First, it is noted that the MVM precedes the State Update block in Fig. 3a. However, the MVM can be executed in parallel to an alternative State Update block in Module  $Y_c$  if both part are properly synchronized, which is done in Fig. 3b, resulting in a lower latency  $\ell_{Y_c,op}$ . Such an optimization is harder to obtain for Module  $H$  because an interpolation of past terms of  $i_{rk}$  needs to be performed, making the rescheduling difficult. Hence, the MVM and the State Update blocks are kept separate in Module  $H$  of Method 2.
- The second optimization results from the observation that Eqs. (9)




Fig. 3. Detailed view of the convolutional kernels for terminal  $k$ : (a) Method 1: Direct hardware implementation of Eqs. (8)–(11); (b) Method 2: Rescheduling of Eqs. (8)–(11) to reduce latency.

and (11) involve past terms only. Hence, the datapath latency of Module  $H$   $\ell_{H,op}$  could be ignored if the history buffer was moved from input to output. An input buffer would still be required nevertheless because Eq. (9) combines terms involving different modal delays  $\tau_i$ . However, the input buffer would be less deep than the one needed in Method 1. This optimization is shown in Module  $H$  of Fig. 3b.

Hence, when fully pipelined, Method 2 yields:

$$\ell_{Y_c} = \ell_{Y_c}^{dp} + N_Y \quad (17)$$

$$\ell_H = \ell_H^{ob} \quad (18)$$

where  $\ell_H^{ob}$  is the latency of the output buffer, which is typically a single clock cycle.

### 3.3. Low-latency custom-made floating-point operators

All the reported implementations of the FPGA-based ULM Solver of this paper use Method 2. To further decrease the simulation time-step, the ULM Solver is built using low-latency custom-made FP operators: An FPGA can handle real arithmetic using either fixed-point or FP format. Fixed-point format uses less hardware and yields a datapath with lower latency, but the number format suffers from a restricted dynamic range. On the other hand, the FP number format allows for a larger dynamic range, but its hardware arithmetic operators are costly in terms of FPGA resource consumption, and require deeper pipelines than their fixed-point counterparts. This is even more true when double precision is considered. For this reason, most FPGA-based EMT simulations reported in the literature make use of single precision FP [5,11] to save hardware and reduce latency. The approach adopted in this paper is different [12,13].

- A non-standard FP format with intermediate precision (between single and double) is used. More specifically, we used a 34-bit mantissa, with 8-bit exponent. This choice is a compromise between




Fig. 4. Timing diagrams for: (a) Method 1; (b) Method 2.

hardware consumption (only 3 DSP blocks per multiplication are be used vs. 2 for single precision and 12 for double precision) and computational accuracy.

- The arithmetic operators were built using a so-called fused-datapath (FDP) approach [14]. FDP is an approach to the implementation of complex floating-point datapaths which consists in removing all intermediate packing and unpacking stages and performing all the computations jointly within a fused-datapath. The approach does not adhere to IEEE-754 Standard but provides better resource consumption.
- All internal additions (including accumulation) are carried out using an internal FP format called the Self-Alignment Format (SAF) [15]. SAF provides higher numerical accuracy while allowing the implementation of complex fused-path operators with very low latencies. SAF has also the ability to provide single-cycle FP accumulation, which is needed for the summation unit of our convolutional kernels. FDP/SAF operators are clearly identified in Fig. 3b.

The impact of the proposed improvements on the simulation time-step are illustrated in Fig. 4. Fig. 4a shows the timing diagram for Method 1. For each time-point, the Nodal Solver starts by reading  $u$ ,  $i_{sh}^{hist}$ , and  $i_i$ , then produces  $y$ ,  $v$ , and  $i_r$  after a latency of  $\ell_{NS}$ . At that moment, the  $Y_c$  Module and  $H$  Module start their processing and produce  $i_{sh}^{hist}$ , and  $i_i$  for the next time-point of the simulation after a latency of  $\ell_{Y_c}$  and  $\ell_H$  respectively. The computations for the following time-point can only start when the results of the convolutional kernels are both available, hence Eq. (14). Fig. 4b. illustrates how Method 2 manages to reduce the simulation time-step  $\Delta t$ . On the first hand, the FDP/SAF approach reduces the latency  $\ell_{Y_c}$  needed to produce  $i_{sh}^{hist}$ . On the second hand, the required latency to obtain  $i_i$  (i.e.  $\ell_{H_i}$ ) is a single clock cycle. The total latency of the ULM Solver becomes  $\ell_{ULM} = \ell_{Y_c}$ .




Fig. 5. 100 km aerial line test case.

## 4. Results

### 4.1. Test case 1: aerial transmission line

The first test case considered here consists of an aerial transmission line of length 100 km, as shown in Fig. 5. The geometry and data of the line are given in Appendix A.2, see Fig. 10 and Table 2. The fitting of the line parameters was performed using EMTF for 8 decades starting at  $f_{min} = 0.1$  Hz, and resulted in  $N_{Y_c} = 7$ ,  $N_g = 2$ , and  $\max N_H = 4$ . The line is energized by a three-phase sinusoidal source while the receiving end is left open. After reaching steady-state, a single-phase to earth fault is applied on phase-a (AG fault) at the receiving end of the line at  $t = 0.1$  s of the simulation time. The fault is cleared after 0.1 s. For this test, the simulation time-step was set to  $1 \mu s$ . However, the FPGA design can achieve a time-step as small as 200 ns for this case, as discussed in Section 4.3.

Fig. 6 a superimposes the voltages at the receiving end from the FPGA and EMTF for the first 0.25s of the simulation time. Close-up views of the fault initiation and clearing instants are given in Figs. 6b and c respectively. As one can see, the hardware implementation matches perfectly the EMTF reference during steady state as well as during transients.

The computational accuracy of the ULM Solver is assessed in Fig. 7 by drawing the incident current computed by Module H for the receiving end of the line and comparing to EMTF. Fig. 7a shows the incident current at the receiving end while Fig. 7b gives the computed relative errors of the FPGA-based ULM using standard single and double precision arithmetics as well as the proposed FDP/SAF. It is obvious from Fig. 7b that FDP/SAF brings better accuracy than strict IEEE-754 compliant single precision, while offering a lower datapath latency, a higher clock frequency at reasonable hardware cost, as further demonstrated in Section 4.3.




Fig. 6. Test Case 1: an AG fault is applied at receiving end at  $t = 100$  ms and is cleared at  $t = 200$  ms. (a) Receiving end phase voltages; (b) Close-up view of phase-voltages during fault initiation; and (c) Close-up view of phase-voltages during fault clearing.




Fig. 7. Assessment of the accuracy of the FPGA-based simulation. (a) Incident current at the receiving end from Test Case 1, phase-a; (b) Relative errors compared to EMTP.

4.2. Test case 2: TWFL test network

Test Case 2 deals with a HIL TWFL testing. The principles of a TWFL read as follows: A fault on a protected line generates Travelling Waves (TWs) that propagate towards both ends of the line where they are captured by TWFLs for processing. By comparing the arrival times of the wave fronts at both ends, it is possible to locate the fault in a so-called double-ended approach [16]. In such a configuration, the TWFLs exchange data through fiber optic links. Single-ended fault location is realized by comparing the arrival time of two consecutive wave fronts seen from a TWFL device [17].

An FPGA-based ULM simulator with sub-microsecond time-step capability has been shown to be adequate for the HIL testing of TWFLs in both single- and double-ended configurations [5]. This test case assesses the performance of the proposed ULM Solver for such an application. The test considers the power system of Fig. 8 which consists of a 100 km protected line surrounded by two TLs of 50 km connected to lumped equivalent networks at each end. Each equivalent network consists of 3-phase resistance and inductance of  $R = 0.08929 \Omega$  and  $L = 1.658 \text{ mH}$ , and a 500 kV RMS, 60 Hz 3-phase voltage source. An AG fault is applied at the distance  $DF = 20 \text{ km}$  from the sending end of the protected TL at  $t = 0.191 \text{ s}$  of the simulation time.

Fig. 9 a and b show the terminal currents at both ends of the protected line, as executed by the FPGA model. For this test, the simulation time-step was set to 500 ns, yet the FPGA design can achieve a time-step as small as 200 ns, as discussed in Section 4.3. The TWs captured at both ends are shown in Fig. 9c. As one can see, the relative arrival time of the first two peaks at two terminals can be used to accurately locate the fault in a double-ended configuration:  $202 \mu\text{s} \equiv DF = 20.003 \text{ km}$ . Alternatively, the relative arrival time of the first two peaks of the TW seen at the sending end ( $k$ ) can be used to locate the fault in a single-ended configuration:  $135 \mu\text{s} \equiv DF = 20.047 \text{ km}$ . Hence, the FPGA model produced accurate transients that allowed testing single- and double-ended TWFL configurations.

4.3. Area occupation and speed performance

Table 1 gives the FPGA resource consumption for the two test cases




Fig. 8. Network for the TWFL test case.




Fig. 9. Test Case 2: an AG fault is applied at  $DF = 20 \text{ km}$  (see Fig. 8). (a) Currents from protected line at sending end; (b) Currents from protected line at receiving end; (c) Phase-a Travelling-Wave currents from sending and receiving ends of the protected line.

Table 1  
FPGA Footprint.

Test Case 1				
Item	LUTs	Registers	BRAM	DSP
$Y_c$	5,962 (2.9%)	6070 (1.49%)	0 (0.0%)	36 (4.3%)
H	9559 (4.7%)	11,004 (2.7%)	9 (2.0%)	63 (7.5%)
ULM	31,042 (15.2%)	34,148 (8.4%)	18 (4.0%)	198 (23.6%)
Test Case 2				
Item	LUTs	Registers	BRAM	DSP
$Y_c$	23,848 (11.7%)	24,280 (6.0%)	0 (0.0%)	144 (17.1%)
H	38,236 (18.8%)	44,016 (10.8%)	36 (8.1 %)	252 (30.0%)
ULM	124,168 (60.9%)	136,592 (33.51 %)	72 (16.2 %)	792 (94.3%)

considered in this paper and for each Module  $Y_c$  and Module H as well as the ULM Solver. The target FPGA is the Kintex 7 325T, a mid-range FPGA from Xilinx introduced in 2010. The designs are fully pipelined and can sustain a clock frequency of up to 250 MHz. The Table 1 also reports the latency associated with the datapath of each module. It is worth mentioning that the ULM Solver consists of two  $Y_c$  and two H modules, which explains the results of the table (for instance, the ULM






Fig. 10. Geometry of the aerial TL used in this paper.

**Table 2**  
Data of the used aerial TLs.

Parameter	Value	
Outside diameter of phase wire	4.06908	cm
Outside diameter of ground wire	0.98044	cm
DC resistance of phase wire	0.0324	$\Omega/\text{km}$
DC resistance of ground wire	1.6216	$\Omega/\text{km}$
Ground resistivity	100	$\Omega \cdot \text{m}$

of Test Case 1 requires 31,042 LUTs, which is twice as much as (5,962 + 9,559). Similarly, Test Case 2 consists of four (4) line segments, hence the numbers of Table 1 (124, 168 = 4 × 31,042). It is also worth mentioning that  $\ell_{Y_c}^{dp} = 16$ ,  $\ell_{NS}^{dp} = 25$  for both test cases. With  $N_Y = 7$ , we get  $\Delta t_{\min} = 4 \text{ ns} \times ((16 + 7) + 25) = 192 \text{ ns}$ .

As one can see from Table 1, a ULM Solver made of a single Computing Engines (Test Case 1) occupies a little more than 20%, a number mainly dominated par the consumption of DSP blocks. It is worth mentioning that the FPGA considered in this paper offers 840 DSP blocks, whereas more recent devices can provide thousands DSP blocks.

## 5. Conclusion

This paper presented a methodology for the design of high-

## Appendix A

### A1. ULM Line model coefficients

The coefficients in Eqs. (4) and (8)–(11) read as follows:

$$\mathbf{G}_{\text{TL}} = \mathbf{G}_0 + \sum_{j=1}^{N_Y} \lambda_j \quad (19)$$

$$\lambda_j = \frac{\Delta t \mathbf{R}_j}{2 - \Delta t p_j} \quad (20)$$

$$\alpha_j^{Y_c} = \frac{2 + \Delta t p_j}{2 - \Delta t p_j} \quad (21)$$

$$\beta_j^{Y_c} = (\alpha_j + 1) \lambda_j \quad (22)$$

$$\alpha_{i,j}^{\text{H}} = \frac{2 + \Delta t p_{i,j}}{2 - \Delta t p_{i,j}} \quad (23)$$

$$\beta_{i,j}^{\text{H}} = \frac{\Delta t \mathbf{R}_{i,j}}{2 - \Delta t p_{i,j}} \quad (24)$$

performance, low-latency FPGA-based solvers for the simulation of the ULM. The solver is comprised of two convolutional kernels for which appropriate scheduling guidelines were proposed. Custom-made FP operators were used to reduce the FPGA footprint while allowing the solver to sustain higher clock frequencies. The proposed design was tested against two test cases: an aerial TL as well as for the HIL testing of TWFLs, demonstrating good accuracy and performance.

## Declaration of Competing Interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

## A2. Aerial TL line parameters and geometry

The geometry and parameters of the aerial TL used for Test Case 1 and 2 are given in Fig. 10 and Table 2 and respectively.

## References

- [1] A. Morched, B. Gustavsen, M. Tartibi, A universal model for accurate calculation of electromagnetic transients on overhead lines and underground cables, *IEEE Trans. Power Deliv.* 14 (3) (1999) 1032–1038.
- [2] I. Kocar, J. Mahseredjian, Accurate frequency dependent cable model for electromagnetic transients, *IEEE Trans. Power Deliv.* 31 (3) (2016) 1281–1288.
- [3] I. Kocar, J. Mahseredjian, G. Olivier, Improvement of numerical stability for the computation of transients in lines and cables, *IEEE Trans. Power Deliv.* 25 (2) (2010) 1104–1111.
- [4] B. Gustavsen, Passivity enforcement for transmission line models based on the method of characteristics, *IEEE Trans. Power Deliv.* 23 (4) (2008) 2286–2293.
- [5] H. Chalanger, T. Ould-Bachir, K. Sheshyekani, S. Li, J. Mahseredjian, Evaluation of a constant parameter line-based TWFL real-time testbed, *IEEE Trans. Power Deliv.* 35 (2) (2020) 1010–1019.
- [6] O. Ramos-Leanos, J.L. Naredo, J. Mahseredjian, C. Dufour, J.A. Gutierrez-Robles, I. Kocar, A wideband line/cable model for real-time simulations of power system transients, *IEEE Trans. Power Deliv.* 27 (4) (2012) 2211–2218.
- [7] R. Mirzahassemi, R. Iravani, Y. Zhang, An FPGA-based digital real-time simulator for hardware-in-the-loop testing of traveling-wave relays, *IEEE Trans. Power Deliv.* (2020). 1–1.
- [8] O. Ramos-Leaos, J. Mahseredjian, J.L. Naredo, I. Kocar, J.A. Gutierrez-Robles, J.A. Martinez, Phase-domain line/cable model through second-order blocks, *IEEE Trans. Power Deliv.* 30 (6) (2015) 2460–2467.
- [9] J. Mahseredjian, S. Dennetire, L. Dub, B. Khodabakhchian, L. Grin-Lajoie, On a new approach for the simulation of transients in power systems, *Electric Power Systems Research* 77 (11) (2007) 1514–1520. Selected Topics in Power System Transients - Part II.
- [10] H.F. Blanchette, T. Ould-Bachir, J.P. David, A state-space modeling approach for the FPGA-based real-time simulation of high switching frequency power converters, *IEEE Trans. Ind. Electron.* 59 (12) (2012) 4555–4567.
- [11] Y. Chen, V. Dinavahi, FPGA-based real-time EMT, *IEEE Trans. Power Deliv.* 24 (2) (2009) 892–902.
- [12] T. Ould-Bachir, H.F. Blanchette, K. Al-Haddad, A network tearing technique for FPGA-based real-time simulation of power converters, *IEEE Trans. Ind. Electron.* 62 (6) (2015) 3409–3418.
- [13] T. Ould-Bachir, H. Saad, S. Dennetire, J. Mahseredjian, CPU/FPGA-based real-time simulation of a two-terminal MMC-HVDC system, *IEEE Trans. Power Deliv.* 32 (2) (2017) 647–655, <https://doi.org/10.1109/TPWRD.2015.2508381>.
- [14] M. Langhammer, High performance matrix multiply using fused datapath operators, *Asilomar Conference on Signals, Systems and Computers*, (2008), pp. 153–159, <https://doi.org/10.1109/ACSSC.2008.5074382>.
- [15] T. Ould-Bachir, J.P. David, Self-alignment schemes for the implementation of addition-related floating-point operators, *ACM Trans. Reconfigurable Technol. Syst.* 6 (1) (2013) 1:1–1:21.
- [16] S. Marx, B. Johnson, A. Guzmàn, V. Skendzic, M. Mynam, Traveling wave fault location in protective relays: design, testing, and results, *Annual Georgia Tech Fault and Disturbances Analysis Conference*, (2013), pp. 1–14.
- [17] E. Schweitzer, A. Guzmàn, M. Mynam, V. Skendzic, B. Kasztenny, C. Gallacher, S. Marx, Accurate single-end fault location and line-length estimation using traveling waves, *International Conference on Developments in Power System Protection*, (2016), pp. 1–6.